A 180 mW multistandard TV tuner in 28 nm CMOS

A 28 nm CMOS multistandard TV tuner is presented. A power-efficient RF front end and >80 dB dynamic range ΔΣ ADC, together with a smart AGC algorithm, enable this tuner to achieve 64 dB ATSC A/74 N+6 ACI while dissipating only 180 mW. A baseband resistor weighting harmonic rejection mixer clocked by a 7-13.6 GHz PLL and single-edge-triggered shift registers achieves >58 dB harmonic rejection ratio at frequencies up to 827 MHz.

[1]  Bang-Sup Song,et al.  A 48–860 MHz CMOS Low-IF Direct-Conversion DTV Tuner , 2008, IEEE Journal of Solid-State Circuits.

[2]  Guowen Wei,et al.  A 13-ENOB, 5 MHz BW, 3.16 mW multi-bit continuous-time ΔΣ ADC in 28 nm CMOS with excess-loop-delay compensation embedded in SAR quantizer , 2015, 2015 Symposium on VLSI Circuits (VLSI Circuits).

[3]  Eric A. M. Klumperink,et al.  A software-defined radio receiver architecture robust to out-of-band interference , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[4]  Rinaldo Castello,et al.  A 40-MHz-to-1-GHz Fully Integrated Multistandard Silicon Tuner in 80-nm CMOS , 2013, IEEE Journal of Solid-State Circuits.