Achievement of low temperature chip stacking by a wafer-applied underfill material
暂无分享,去创建一个
Kuo-Shu Kao | Yin-Po Hung | Ren-Shin Cheng | Jing-Yao Chang | Su-Mei Chen | Tao-Chih Chang | K. Kao | Yin-Po Hung | Yu-wei Huang | Qiaohong Huang | Su-Mei Chen | Ren-Shin Cheng | Jing-Yao Chang | Yu-Wei Huang | Tao-Chih Chang | Tsung-Fu Yang | Jie Bai | Tsung-Fu Yang | Qiaohong Huang | Rose Guino | Gina Hoang | Kevin Becker | R. Guino | K. Becker | Jie Bai | Gina Hoang
[1] Ching-ping Wong,et al. Flip Chip Underfill: Materials, Process, and Reliability , 2009 .
[2] Tie Wang,et al. Assessment of flip chip assembly and reliability via reflowable underfill , 2001, 2001 Proceedings. 51st Electronic Components and Technology Conference (Cat. No.01CH37220).
[3] Daniel F. Baldwin,et al. Void Formation Mechanism of Flip Chip in Package Using No-Flow Underfill , 2009 .
[4] Ren-Shin Cheng,et al. Failure mechanism of 20 μm pitch microjoint within a chip stacking architecture , 2011, 2011 IEEE 61st Electronic Components and Technology Conference (ECTC).
[5] Tao-Chih Chang,et al. Reliability assessment of the 20 um pitch micro-joints within a 3DIC assembly under various environments , 2010, 2010 5th International Microsystems Packaging Assembly and Circuits Technology Conference.
[6] M. Williams,et al. Flip chip on board connection technology: process characterization and reliability , 1994 .
[7] Zhaowei Zhong,et al. Assembly and reliability of flip chip on boards using ACAs or eutectic solder with underfill , 1999 .