A CMOS/CCD 256-stage programmable transversal filter

A 256-stage programmable analog-binary correlator fabricated in a combined CMOS buried n-channel CCD technology is reported. The correlator features three-level reference weighting at each stage (+1, -1, 0), low code dependent bias, automatic CCD input bias adjustment, high-speed clock drivers, and low power dissipation. Correlation performance is presented at sampling frequencies from 10 kHz to 25 MHz.

[1]  W.E. Engeler,et al.  A Binary-Analog Correlator , 1982, MILCOM 1982 - IEEE Military Communications Conference - Progress in Spread Spectrum Communications.

[2]  R.A. Haken,et al.  A general purpose 1024-stage electronically programmable transversal filter , 1980, IEEE Journal of Solid-State Circuits.

[3]  D. Ong,et al.  An all-implanted CCD/CMOS process , 1981, IEEE Transactions on Electron Devices.

[4]  W. Engeler,et al.  A surface-charge correlator , 1974 .

[5]  E.P. Herrmann,et al.  Programmable CCD correlator , 1979, IEEE Transactions on Electron Devices.

[6]  A.M. Chiang,et al.  A high-speed digitally programmable CCD transversal filter , 1983, IEEE Journal of Solid-State Circuits.

[7]  R.H. Dyck,et al.  Charge-coupled device pseudo-noise matched filter design , 1979, Proceedings of the IEEE.

[8]  Marvin H. White,et al.  Charge-Coupled Device (CCD) Adaptive Discrete Analog Signal Processing , 1979, IEEE Trans. Commun..