High Aspect Ratio Through-Wafer Interconnect for Three Dimensional Integrated Circuits
暂无分享,去创建一个
N. Balasubramanian | S. C. Hwee | N. Balasubramanian | N. Ranganathan | K. Prasad | Zhou Qiaoer | N. Ranganathan | K. Prasad | Zhou Qiaoer | Seah Chin Hwee
[1] S. Wong,et al. Ultra-Low Resistance, Through-Wafer Via (TWV) Technology and Its Applications in Three Dimensional Structures on Silicon , 1998 .
[2] G. Craciun,et al. Through-wafer copper electroplating for three-dimensional interconnects , 2002 .
[3] Payman Zarkesh-Ha,et al. Interconnect opportunities for gigascale integration , 2002, IBM J. Res. Dev..
[4] C. S. Premachandran,et al. A novel electrically conductive wafer through hole filled vias interconnect for 3D MEMS packaging , 2003, 53rd Electronic Components and Technology Conference, 2003. Proceedings..
[5] Peter Enoksson,et al. Low-temperature wafer-level transfer bonding , 2001 .
[6] H. Ashraf,et al. DRY SILICON ETCHING FOR MEMS , 1997 .
[7] S. Das,et al. Fabrication technologies for three-dimensional integrated circuits , 2002, Proceedings International Symposium on Quality Electronic Design.
[8] Janet Hopkins,et al. The Benefits of Process Parameter Ramping During The Plasma Etching of High Aspect Ratio Silicon Structures , 1998 .
[9] Daniel F. Baldwin,et al. Generic, Direct-Chip-Attach MEMS packaging design with high density and aspect ratio Through-Wafer Electrical Interconnect , 2002, 52nd Electronic Components and Technology Conference 2002. (Cat. No.02CH37345).