Design and Analysis of Single-Event Tolerant Slave Latches for Enhanced Scan Delay Testing

The last few years have seen the development and fabrication of nanoscale circuits at high density and low power. Following a single-event upset (SEU), so-called soft errors due to internal and externally induced phenomena (such as α-particles and cosmic rays in adverse environments) have been reported during system operation; this is especially deleterious for storage elements such as flip-flops. To reduce the impact of a soft error on flip-flops, hardening techniques have been utilized. This paper proposes two new slave latches for improving the SEU tolerance of a flip-flop in scan delay testing. The two proposed slave latches utilize additional circuitry to increase the critical charge of the flip-flop compared to designs found in the technical literature. When used in a flip-flop, the first (second) latch design achieves a 5.6 (2.4) times larger critical charge with 11% (4%) delay and 16% (9%) power consumption overhead at 32-nm feature size, as compared with the best design found in the technical literature. Moreover, it is shown that the proposed slave latches have also superior performance in the presence of a single event with a multiple-node upset.

[1]  Dan Alexandrescu,et al.  Low-Cost Highly-Robust Hardened Cells Using Blocking Feedback Transistors , 2008, 26th IEEE VLSI Test Symposium (vts 2008).

[2]  K. Ishibashi,et al.  Cosmic-ray immune latch circuit for 90nm technology and beyond , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[3]  Ravishankar K. Iyer,et al.  Analog-digital simulation of transient-induced logic errors and upset susceptibility of an advanced control system , 1990 .

[4]  Nihar R. Mahapatra,et al.  Analysis and design of soft-error hardened latches , 2005, ACM Great Lakes Symposium on VLSI.

[5]  Yong-Bin Kim,et al.  A Novel Hardened Design of a CMOS Memory Cell at 32nm , 2009, 2009 24th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[6]  S. Pontarelli,et al.  A New Hardware/Software Platform and a New 1/E Neutron Source for Soft Error Studies: Testing FPGAs at the ISIS Facility , 2007, IEEE Transactions on Nuclear Science.

[7]  Hideo Ito,et al.  Construction of SEU Tolerant Flip-Flops Allowing Enhanced Scan Delay Fault Testing , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[8]  Koichiro Ishibashi,et al.  A soft-error hardened latch scheme for SoC in a 90 nm technology and beyond , 2004, Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571).

[9]  Naresh R. Shanbhag,et al.  Sequential Element Design With Built-In Soft Error Resilience , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[10]  Yong-Bin Kim,et al.  A 11-Transistor Nanoscale CMOS Memory Cell for Hardening to Soft Errors , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[11]  L.W. Massengill,et al.  Simultaneous single event charge sharing and parasitic bipolar conduction in a highly-scaled SRAM design , 2005, IEEE Transactions on Nuclear Science.

[12]  G. C. Messenger,et al.  Collection of Charge on Junction Nodes from Ion Tracks , 1982, IEEE Transactions on Nuclear Science.

[13]  Janak H. Patel,et al.  A logic-level model for /spl alpha/-particle hits in CMOS circuits , 1993, Proceedings of 1993 IEEE International Conference on Computer Design ICCD'93.

[14]  K. Soumyanath,et al.  Measurements and analysis of SER tolerant latch in a 90 nm dual-Vt CMOS process , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..

[15]  Cecilia Metra,et al.  Novel transient fault hardened static latch , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[16]  B.L. Bhuva,et al.  Charge Collection and Charge Sharing in a 130 nm CMOS Technology , 2006, IEEE Transactions on Nuclear Science.

[17]  Yong-Bin Kim,et al.  Modeling and design of a nanoscale memory cell for hardening to a single event with multiple node upset , 2011, 2011 IEEE 29th International Conference on Computer Design (ICCD).

[18]  T. May,et al.  Alpha-particle-induced soft errors in dynamic memories , 1979, IEEE Transactions on Electron Devices.

[19]  Cecilia Metra,et al.  High-Performance Robust Latches , 2010, IEEE Transactions on Computers.

[20]  Fabrizio Lombardi,et al.  Design and Performance Evaluation of Radiation Hardened Latches for Nanoscale CMOS , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[21]  Sunil P. Khatri,et al.  A fast, analytical estimator for the SEU-induced pulse width in combinational designs , 2008, 2008 45th ACM/IEEE Design Automation Conference.

[22]  Kaushik Roy,et al.  A Novel Low-overhead Delay Testing Technique for Arbitrary Two-Pattern Test Application , 2005, Design, Automation and Test in Europe.

[23]  S. Vangal,et al.  Selective node engineering for chip-level soft error rate improvement [in CMOS] , 2002, 2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302).

[24]  Ahmad Patooghy,et al.  Feedback Redundancy: A Power Efficient SEU-Tolerant Latch Design for Deep Sub-Micron Technologies , 2007, 37th Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN'07).