Compact Neuromorphic System With Four-Terminal Si-Based Synaptic Devices for Spiking Neural Networks

In this paper, we propose a compact neuromorphic system that can work with four-terminal Si-based synaptic devices for spiking neural networks. The system consists of Si-based floating-body synaptic transistors and integrate-and-fire neuron circuit. The synaptic device can change its weight using floating-body effect and charge injection into the floating gate. The neuron circuit integrates signals from the synaptic devices through current mirrors and generates an action-potential when the integrated signal value exceeds a threshold value. The generated action potential that is transmitted to postsynaptic neurons is simultaneously returned to the back gate of the synaptic device for the change of weight based on spike-timing-dependent-plasticity. As the four-terminal synaptic device can transmit preneuron signals and change its weight at the same time, we can constitute the compact neuromorphic system without additional switches or logic operation and emulate the operation of neuron with a minimum number of devices and power dissipation (~3 pJ).

[1]  R. Douglas,et al.  A silicon neuron , 1991, Nature.

[2]  Bogdan M. Wilamowski,et al.  Analog implementation of pulse-coupled neural networks , 1999, IEEE Trans. Neural Networks.

[3]  Shih-Chii Liu,et al.  Modeling Short-Term Synaptic Depression in Silicon , 2003, Neural Computation.

[4]  Tetsuya Asai,et al.  A subthreshold MOS neuron circuit based on the Volterra system , 2003, IEEE Trans. Neural Networks.

[5]  Yong-Bin Kim,et al.  Low power real time electronic neuron VLSI design using subthreshold technique , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[6]  Giacomo Indiveri,et al.  A VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity , 2006, IEEE Transactions on Neural Networks.

[7]  Piotr Dudek,et al.  Compact silicon neuron circuit with spiking and bursting behaviour , 2008, Neural Networks.

[8]  Kazuyuki Aihara,et al.  A CMOS Spiking Neural Network Circuit with Symmetric/Asymmetric STDP Function , 2009, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..

[9]  Hojjat Adeli,et al.  Spiking Neural Networks , 2009, Int. J. Neural Syst..

[10]  A. Ayatollahi,et al.  Implementation of biologically plausible spiking neural network models on the memristor crossbar-based CMOS/nano circuits , 2009, 2009 European Conference on Circuit Theory and Design.

[11]  Dharmendra S. Modha,et al.  The cat is out of the bag: cortical simulations with 109 neurons, 1013 synapses , 2009, Proceedings of the Conference on High Performance Computing Networking, Storage and Analysis.

[12]  Gert Cauwenberghs,et al.  A subthreshold aVLSI implementation of the Izhikevich simple neuron model , 2010, 2010 Annual International Conference of the IEEE Engineering in Medicine and Biology.

[13]  Craig T. Jin,et al.  A log-domain implementation of the Izhikevich neuron model , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[14]  K. D. Cantley,et al.  Hebbian Learning in Spiking Neural Networks With Nanocrystalline Silicon TFTs and Memristive Synapses , 2011, IEEE Transactions on Nanotechnology.

[15]  H. Hwang,et al.  Analog memory and spike-timing-dependent plasticity characteristics of a nanoscale titanium oxide bilayer resistive switching device , 2011, Nanotechnology.

[16]  Bernabé Linares-Barranco,et al.  On Spike-Timing-Dependent-Plasticity, Memristive Devices, and Building a Self-Learning Visual Cortex , 2011, Front. Neurosci..

[17]  Shimeng Yu,et al.  An Electronic Synapse Device Based on Metal Oxide Resistive Switching Memory for Neuromorphic Computation , 2011, IEEE Transactions on Electron Devices.

[18]  H. Kim,et al.  RRAM-based synapse for neuromorphic system with pattern recognition function , 2012, 2012 International Electron Devices Meeting.

[19]  Narayan Srinivasa,et al.  A functional hybrid memristor crossbar-array/CMOS system for data storage and neuromorphic applications. , 2012, Nano letters.

[20]  Hyungjin Kim,et al.  Silicon-based Floating-body Synaptic Transistor , 2012 .

[21]  Shimeng Yu,et al.  A neuromorphic visual system using RRAM synaptic devices with Sub-pJ energy and tolerance to variability: Experimental characterization and large-scale modeling , 2012, 2012 International Electron Devices Meeting.

[22]  Yong Liu,et al.  Specifications of Nanoscale Devices and Circuits for Neuromorphic Computational Systems , 2013, IEEE Transactions on Electron Devices.

[23]  Byoung Hun Lee,et al.  Nanoscale RRAM-based synaptic electronics: toward a neuromorphic computing device , 2013, Nanotechnology.

[24]  S. Ambrogio,et al.  Spike-timing dependent plasticity in a transistor-selected resistive switching memory , 2013, Nanotechnology.

[25]  D. Querlioz,et al.  Immunity to Device Variations in a Spiking Neural Network With Memristive Nanodevices , 2013, IEEE Transactions on Nanotechnology.

[26]  Peng Huang,et al.  Optimized learning scheme for grayscale image recognition in a RRAM based analog neuromorphic system , 2015, 2015 IEEE International Electron Devices Meeting (IEDM).

[27]  R. Jordan,et al.  NVM neuromorphic core with 64k-cell (256-by-256) phase change memory synaptic array with on-chip neuron circuits for continuous in-situ learning , 2015, 2015 IEEE International Electron Devices Meeting (IEDM).

[28]  Jongin Kim,et al.  Oxide based nanoscale analog synapse device for neural signal recognition system , 2015, 2015 IEEE International Electron Devices Meeting (IEDM).

[29]  Shimeng Yu,et al.  Device and system level design considerations for analog-non-volatile-memory based neuromorphic architectures , 2015, 2015 IEEE International Electron Devices Meeting (IEDM).

[30]  황현상.  High density neuromorphic system with Mo/Pr0.7Ca0.3MnO3 synapse and NbO2 IMT oscillator neuron , 2015 .

[31]  Byung-Gook Park,et al.  Silicon-Based Floating-Body Synaptic Transistor With Frequency-Dependent Short- and Long-Term Memories , 2016, IEEE Electron Device Letters.

[32]  Byung-Gook Park,et al.  Asymmetric dual-gate-structured one-transistor dynamic random access memory cells for retention characteristics improvement , 2016 .

[33]  Yunus Babacan,et al.  A spiking and bursting neuron circuit based on memristor , 2016, Neurocomputing.