论文信息 - Impact of tantalum composition in TaC/HfSiON gate stack on device performance of aggressively scaled CMOS devices with SMT and strained CESL

Impact of tantalum composition in TaC/HfSiON gate stack on device performance of aggressively scaled CMOS devices with SMT and strained CESL

We report TaCx/HfSiON gate stack CMOS device with simplified gate 1st process from the viewpoints of fixed charge generation and its impact on the device performance. Moderate Metal Gate / High-K dielectric (MG/HK) interface reaction is found to be a dominant factor to improve device performance. By optimizing TaCx composition, fixed charge free TaCx/HfSiON device is successfully fabricated. Also, we have demonstrated that the strain effect in deeply scaled devices can be enhanced by eliminating the fixed charges in HfSiON, for the first time. Utilizing Stress Memorization Technique (SMT) and strained Contact Etch Stop Layer (CESL), Lg = 35 nm high performance TaCx/HfSiON devices is achieved.

[1] Syed Muhammad Zain Zafar,et al. High-performance high-κ/metal gates for 45nm CMOS and beyond with gate-first processing , 2007, 2007 IEEE Symposium on VLSI Technology.

[2] K. Uchida,et al. Stress Engineering for High-k FETs: Mobility and Ion Enhancements by Optimized Stress , 2007, 2007 IEEE Symposium on VLSI Technology.

[3] D.S.H. Chan,et al. A Novel Hafnium Carbide (HfCx) Metal Gate Electrode for NMOS Device Application , 2007, 2007 IEEE Symposium on VLSI Technology.