Bump in the wire (BITW) security solution for a marine ROV remote control application

Abstract The work presented here describes a Bump-In-The-Wire (BITW) security solution for the provision of secure communications for a Marine ROV Control Application. The targeted marine application involves controlling a ‘Remotely Operated Vehicle (ROV)’ from a remote control station through standard Internet. A BITW solution is required as communication through the Internet is inherently insecure and open to signal modification or tampering. BITW technology is an implementation approach that places a security mechanism outside and independent of the system that is to be protected, in this case that is a ROV and its remotely located control station. Secure communications between the ROV and the remote control station is necessary to ensure that only authorised persons can issue control commands to the ROV and that no unauthorised individual can understand/sniff the communications between the ROV and control station. The proposed BITW security solution involves an efficient implementation of the AES cryptographic algorithm on a Field Programmable Gate Array (FPGA) platform. The extra delay introduced into the remote control application was well within the allowable time window of 50 ms. Other security mechanisms can also be implemented in the same way depending upon the availability of hardware resources.

[1]  Victor Cionca,et al.  Configuration Tool for a Wireless Sensor Network Integrated Security Framework , 2011, Journal of Network and Systems Management.

[2]  N. S. Sai Srinivas,et al.  FPGA based hardware implementation of AES Rijndael algorithm for Encryption and Decryption , 2016, 2016 International Conference on Electrical, Electronics, and Optimization Techniques (ICEEOT).

[3]  Umer Farooq,et al.  Comparative analysis of different AES implementation techniques for efficient resource usage and better performance of an FPGA , 2017, J. King Saud Univ. Comput. Inf. Sci..

[4]  E. Omerdic,et al.  Remote presence: Long endurance robotic systems for routine inspection of offshore subsea oil & gas installations and marine renewable energy devices , 2014, 2014 Oceans - St. John's.

[5]  Ken Cai,et al.  Implementation of RSA Algorithm Using SOPC Technology , 2010, 2010 2nd International Conference on E-business and Information System Security.

[6]  Srivaths Ravi,et al.  Security in embedded systems: Design challenges , 2004, TECS.

[7]  Alessandro Cilardo,et al.  Elliptic Curve Cryptography Engineering , 2006, Proceedings of the IEEE.

[8]  P. K. Dakhole,et al.  Implementation of S-Box for Advanced Encryption Standard , 2015, 2015 IEEE International Conference on Engineering and Technology (ICETECH).

[9]  Abhilasha Naidu,et al.  Design of high throughput and area efficient advanced encryption system core , 2014, 2014 International Conference on Communication and Signal Processing.

[10]  Nidhi Goel,et al.  FPGA implementation of an optimized 8-bit AES architecture: A masked S-Box and pipelined approach , 2015, 2015 IEEE International Conference on Electronics, Computing and Communication Technologies (CONECCT).

[11]  Jonathan Rose,et al.  CALL FOR ARTICLES IEEE Design & Test of Computers Special Issue on Microprocessors , 1996 .

[12]  Sumedh H. Nagdeve,et al.  Synthesis of Advanced Encryption Standards using Xilinx 13.4 , 2015, 2015 International Conference on Communications and Signal Processing (ICCSP).

[13]  Pritamkumar N. Khose,et al.  Implementation of AES algorithm on FPGA for low area consumption , 2015, 2015 International Conference on Pervasive Computing (ICPC).

[14]  Sharief F. Babiker,et al.  An efficient implementation of a fully combinational pipelined S-Box on FPGA , 2016, 2016 Conference of Basic Sciences and Engineering Studies (SGCAC).

[15]  Habibullah Jamal,et al.  An Efficient High Throughput FPGA Implementation of AES for Multi-gigabit Protocols , 2012, 2012 10th International Conference on Frontiers of Information Technology.

[16]  Stephen D. Brown,et al.  Architecture of FPGAs and CPLDs: A Tutorial , 2000 .

[17]  Bahram Rashidi,et al.  FPGA based fast and high-throughput 2-slow retiming 128-bit AES encryption algorithm , 2014, Microelectron. J..

[18]  Devu Manikantan Shila,et al.  High throughput implementations of cryptography algorithms on GPU and FPGA , 2013, 2013 IEEE International Instrumentation and Measurement Technology Conference (I2MTC).

[19]  V. Piuri,et al.  IPSec hardware resource requirements evaluation , 2005, Next Generation Internet Networks, 2005.