Parallelization of bandpass sigma-delta modulators for class-S digital power amplifiers

In this paper a new technique of utilizing parallel sigma delta modulation for high frequency switch mode digital power amplifiers is presented. This approach allows achieving a factor of two increase of a digital logic speed for band-pass SDM with minor adjustments made. A universal scheme for a SDM system transformation is provided. Since the transformation scheme is established, a parallel low-pass SDM, expandable to a factor of four clock frequency reduction is designed. The parallelization of a low pass SDM however requires modification on the form of a Noise Transfer Function in order to preserve desired speed of a digital logic. This can affect the overall performance of the SDM. The derivation of the systems is provided through analysis of discrete time domain equations. The method is validated through simulations.

[1]  M. Kozak.  Oversampled Delta-Sigma Modulators: Analysis, Applications and Novel Topologies , 2003 .

[2]  Sanjit K. Mitra,et al.  Digital Signal Processing: A Computer-Based Approach , 1997 .

[3]  L.E. Larson,et al.  Design of H-Bridge Class-D Power Amplifiers for Digital Pulse Modulation Transmitters , 2007, IEEE Transactions on Microwave Theory and Techniques.

[4]  Thomas Johnson,et al.  RF Class-D Amplification With Bandpass Sigma–Delta Modulator Drive Signals , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[5]  David A. Johns,et al.  Time-interleaved oversampling A/D converters: theory and practice , 1997 .

[6]  G. Temes.  Delta-sigma data converters , 1994 .

[7]  R. Farrell,et al.  Using high pass sigma-delta modulation for Class-S power amplifiers , 2007, 2007 18th European Conference on Circuit Theory and Design.

[8]  T. Johnson,et al.  Available load power in a RF class D amplifier with a sigma-delta modulator driver , 2004, Proceedings. 2004 IEEE Radio and Wireless Conference (IEEE Cat. No.04TH8746).