A 12dBm 320GHz GBW distributed amplifier in a 0.12/spl mu/m SOI CMOS

This paper describes a 9-stage distributed amplifier which achieves 11 dB gain and 90 GHz 3dB cut-off frequency, equivalent to a 320 GHz GBW. The measured 1 dB output compression point is 12 dBm at 20 GHz, the OIP3 is 15.5 dBm at 50 GHz, and the noise figure is 5.5 dB at 18 GHz.

[1]  Liang-Hung Lu,et al.  3-dimensional vertical parallel plate capacitors in an SOI CMOS technology for integrated RF circuits , 2003, 2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408).

[2]  M. Coutant,et al.  0.25pm pHEMT 40Gb/s E/O Modulator Drivers , 2002 .

[3]  Kuo-Liang Deng,et al.  A 0.6-22-GHz broadband CMOS distributed amplifier , 2003, IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, 2003.

[4]  S. Yokokawa,et al.  An over 110-GHz InP HEMT flip-chip distributed baseband amplifier with inverted microstrip line structure for optical transmission systems , 2002 .

[5]  K.W. Kobayashi,et al.  A 2-50 GHz InAlAs/InGaAs-InP HBT distributed amplifier , 1996, GaAs IC Symposium IEEE Gallium Arsenide Integrated Circuit Symposium. 18th Annual Technical Digest 1996.

[6]  M. Sherony,et al.  Suitability of Scaled SOI CMOS for High-Frequency Analog Circuits , 2002, 32nd European Solid-State Device Research Conference.

[7]  N. Hara,et al.  An over 110-GHz InP HEMT flip-chip distributed baseband amplifier with inverted microstrip line structure for optical transmission systems , 2002, 24th Annual Technical Digest Gallium Arsenide Integrated Circuit (GaAs IC) Symposiu.