Wireless sensor network specific low power FIR filter design and implementation on FPGA
暂无分享,去创建一个
[1] Ian F. Akyildiz,et al. Wireless sensor networks , 2007 .
[2] Biswanath Mukherjee,et al. Wireless sensor network survey , 2008, Comput. Networks.
[3] P. Kannan,et al. Aspects and solutions to designing standard LVCMOS I/O buffers in 90nm process , 2007, AFRICON 2007.
[4] Manisha Pattanaik,et al. Drive Strength and LVCMOS Based Dynamic Power Reduction of ALU on FPGA , 2013 .
[5] Brian D. O. Anderson,et al. Wireless sensor network localization techniques , 2007, Comput. Networks.
[6] P. Kannan. Fundamental blocks of single ended LVCMOS output buffer- a circuit level design guideline , 2007, 2007 18th European Conference on Circuit Theory and Design.
[7] Tanesh Kumar,et al. Mobile DDR IO Standard Based High Performance Energy Efficient Portable ALU Design on FPGA , 2014, Wirel. Pers. Commun..
[8] Wai-Cheung Tang,et al. Innovations in microwave filters and multiplexing networks for communications satellite systems , 1992 .
[9] Keshab K. Parhi,et al. Frequency Spectrum Based Low-Area Low-Power Parallel FIR Filter Design , 2002, EURASIP J. Adv. Signal Process..
[10] Tanesh Kumar,et al. LVCMOS I/O standard based million MHz high performance energy efficient design on FPGA , 2013, 2013 International Conference on Communication and Computer Vision (ICCCV).