An improved fabrication process for Si-detector-compatible JFETs