论文信息 - A low-cost DDEM ADC structure for the testing of high-performance DACs

A low-cost DDEM ADC structure for the testing of high-performance DACs

The testing of high resolution and high speed DACs (Digital-to-Analog Converters) is extremely challenging because of the requirements on the accuracy, speed and cost. This paper presents a new hardware overhead reduction method using DDEM (Deterministic Dynamic Element Matching) techniques for the testing of DACs. In this work, the proposed method make that resistors in a resistor string have different lengths by a merging operation. Accuracy of the proposed method is proven by theoretical analysis. The experimental results show that the proposed method reduces the usage of resources over 17%.

Sungho Kang | Incheol Kim | Jaewon Jang | Hyeonuk Son

[1] Kwang-Ting Cheng,et al. A BIST scheme for on-chip ADC and DAC testing , 2000, DATE '00.

[2] Hanjun Jiang,et al. Testing High-Resolution ADCs With Low-Resolution/Accuracy Deterministic Dynamic Element Matched DACs , 2007, IEEE Trans. Instrum. Meas..

[3] Soon-Jyh Chang,et al. BIST scheme for DAC testing , 2002 .

[4] Degang Chen,et al. On-chip at-speed linearity testing of high-resolution high-speed DACs using DDEM ADCs with dithering , 2008, 2008 IEEE International Conference on Electro/Information Technology.

[5] Degang Chen,et al. A two-step DDEM ADC for accurate and cost-effective DAC testing , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[6] Rudy J. van de Plassche,et al. Dynamic element matching for high-accuracy monolithic D/A converters , 1976 .