A configurable analog buffer dedicated to a wafer-scale prototyping platform

This paper concerns a novel configurable analog buffer dedicated to a wafer-scale prototyping platform of electronic systems. The proposed architecture uses complementary nMOS and pMOS stage buffers, which are built with modified conventional differential pairs used for maximizing the output voltage swing. This compact analog buffer offers several slew-rate features that range from 66 up to 495 V/µs with a quasi-unity gain and only uses 21 transistors for a total silicon area of 0.001824 mm2. The bandwidth of this proposed buffer can be programmed from 74 up to 194 MHz with response time up to 5.3 ns. This overall configurability allows better power management, reduces the power-supply noise injection within the wafer-scale platform, and diminishes the quiescent current.

[1]  Y. Blaquiere,et al.  Evaluation of Anisotropic Conductive Films Based on Vertical Fibers for Post-CMOS Wafer-Level Packaging , 2013, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[2]  Chih-Wen Lu,et al.  High-speed driving scheme and compact high-speed low-power rail-to-rail class-B buffer amplifier for LCD applications , 2004, IEEE J. Solid State Circuits.

[3]  Chih-Hsiung Shen,et al.  A Low Offset High Voltage Swing Rail-to-Rail Buffer Amplifier for LCD Driver , 2007, 2007 IEEE Conference on Electron Devices and Solid-State Circuits.

[4]  Dongwon Seo.  A Heterogeneous 16-Bit DAC Using a Replica Compensation , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[5]  Suhwan Kim,et al.  High-speed 10-bit LCD column driver with a split DAC and a class-AB output buffer , 2009, IEEE Transactions on Consumer Electronics.

[6]  V. Kursun,et al.  Voltage optimization for temperature variation insensitive CMOS circuits , 2005, 48th Midwest Symposium on Circuits and Systems, 2005..

[7]  R. Jacob Baker,et al.  CMOS Circuit Design, Layout, and Simulation , 1997 .

[8]  Mohamad Sawan,et al.  A dual-power rail, low-dropout, fast-response linear regulator dedicated to a wafer-scale electronic systems prototyping platform , 2011, 2011 IEEE 9th International New Circuits and systems conference.

[9]  Chen-Yu Wang,et al.  Area-efficient R-C DACs with low-offset push-pull output buffers for a 10-bit LCD source driver , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[10]  R. Jacob Baker,et al.  CMOS Circuit Design, Layout, and Simulation, Second Edition , 2004 .

[11]  Y. Blaquiere,et al.  An active reconfigurable circuit board , 2008, 2008 Joint 6th International IEEE Northeast Workshop on Circuits and Systems and TAISA Conference.

[12]  Chutham Sawigun,et al.  A Compact Rail-to-Rail Class-AB CMOS Buffer With Slew-Rate Enhancement , 2012, IEEE Transactions on Circuits and Systems II: Express Briefs.

[13]  Ricardo Izquierdo,et al.  Electrical characterization of annular through silicon vias for a reconfigurable wafer-sized circuit board , 2010, 19th Topical Meeting on Electrical Performance of Electronic Packaging and Systems.

[14]  Mau-Chung Frank Chang,et al.  A 10-bit Resistor-Floating-Resistor-String DAC (RFR-DAC) for High Color-Depth LCD Driver ICs , 2012, IEEE Journal of Solid-State Circuits.

[15]  Mohamad Sawan,et al.  Configurable Input–Output Power Pad for Wafer-Scale Microelectronic Systems , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[16]  Olivier Valorge,et al.  An interconnection network for a novel reconfigurable circuit board , 2009 .