A 15 ns 32×32-bit CMOS multiplier with an improved parallel structure

A 32-bit×32-bit parallel multiplier with an improved parallel structure has been fabricated by 0.8-μm CMOS triple-level-metal interconnection technology. A unit adder that can sum four partial products concurrently has been developed. It enhances the parallelism of multiplier. The chip contains 27704 transistors with 2.68×2.71-mm2 die area. The multiplication time is 15 ns at 5-V power supply. The power dissipation is 277 mW at 10-MHz operation

[1]  M. Kikuchi,et al.  A 45ns 16×16 CMOS multiplier , 1984, 1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[2]  Yukihito Oowaki,et al.  A 7.4ns CMOS 16 × 16 multiplier , 1987, 1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[3]  K. Suganuma,et al.  A CMOS/SOS multiplier , 1984, 1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[4]  Andrew D. Booth,et al.  A SIGNED BINARY MULTIPLICATION TECHNIQUE , 1951 .

[5]  J. Greene,et al.  A CMOS 32b Wallace tree multiplier-accumulator , 1986, 1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[6]  J. M. Andrews,et al.  A 6.75ns single level metal CMOS 16x16 multiplier IC , 1988, Symposium 1988 on VLSI Circuits.

[7]  Christopher S. Wallace,et al.  A Suggestion for a Fast Multiplier , 1964, IEEE Trans. Electron. Comput..