Smart Energy-Efficient Clock Synthesizer for Duty-Cycled Sensor SoCs in 65 nm/28nm CMOS

Duty-cycled low-rate Internet-of-things (IoT) sensors are employed in diverse applications, requiring configurable and energy-efficient on-chip and on-demand clock synthesis. We present an all-digital frequency-locked loop (AD-FLL) capable of generating an accurate clock selectively in stand-alone operation or locked to a 32kHz reference. We report measurement results of two prototypes in 65nm and 28nm CMOS offering a configurable clock multiplication factor of up to 32 786, resulting in a wide tuning-range from a few MHz to 2.4GHz and 1.6GHz, respectively. The challenges of slow start-up and deterministic jitter are addressed by a fast hybrid-mode start-up procedure and by various jitter reduction modes. We also introduce the concept of Transient Clocking that leverages the capabilities of the proposed AD-FLL to make a system operational after cold-start or wake-up before the supply voltage has stabilized. We study two application examples that highlight the versatility of the concept in IoT applications and show its potential to amortize the time and energy cost of typical system start-up tasks, like state-restoration or wake-up event classification.

[1]  Marian Verhelst,et al.  A 90 nm CMOS, $6\ {\upmu {\text{W}}}$ Power-Proportional Acoustic Sensing Frontend for Voice Activity Detection , 2016, IEEE Journal of Solid-State Circuits.

[2]  Sylvain Clerc,et al.  A 28nm FD-SOI standard cell 0.6–1.2V open-loop frequency multiplier for low power SoC clocking , 2016, 2016 IEEE International Symposium on Circuits and Systems (ISCAS).

[3]  Fabien Clermidy,et al.  Asynchronous Circuit Designs for the Internet of Everything: A Methodology for Ultralow-Power Circuits with GALS Architecture , 2016, IEEE Solid-State Circuits Magazine.

[4]  Maged Ghoneima,et al.  A fast locking hybrid TDC-BB ADPLL utilizing proportional derivative digital loop filter and power gated DCO , 2016, 2016 IEEE International Symposium on Circuits and Systems (ISCAS).

[5]  Michele Magno,et al.  An ultra low power high sensitivity wake-up radio receiver with addressing capability , 2014, 2014 IEEE 10th International Conference on Wireless and Mobile Computing, Networking and Communications (WiMob).

[6]  Robert B. Staszewski,et al.  State-of-the-Art and Future Directions of High-Performance All-Digital Frequency Synthesis in Nanometer CMOS , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[7]  A. Hajimiri,et al.  Jitter and phase noise in ring oscillators , 1999, IEEE J. Solid State Circuits.

[8]  Jin-Sheng Wang,et al.  A PVT tolerant 0.18MHz to 600MHz self-calibrated digital PLL in 90nm CMOS process , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[9]  Takamoto Watanabe,et al.  An all-digital PLL for frequency multiplication by 4 to 1022 with seven-cycle lock time , 2003 .

[10]  Antonio Iera,et al.  The Internet of Things: A survey , 2010, Comput. Networks.

[11]  Eckhard Grass,et al.  Globally Asynchronous, Locally Synchronous Circuits: Overview and Outlook , 2007, IEEE Design & Test of Computers.

[12]  Giuseppe Iannaccone,et al.  A 2.6 nW, 0.45 V Temperature-Compensated Subthreshold CMOS Voltage Reference , 2011, IEEE Journal of Solid-State Circuits.

[13]  Marian Verhelst,et al.  A 90 nm CMOS, 6µW Power-Proportional Acoustic Sensing Frontend for Voice Activity Detection , 2016, IEEE J. Solid State Circuits.

[14]  A. Alvandpour,et al.  A Low-Power Digital DLL-Based Clock Generator in Open-Loop Mode , 2009, IEEE Journal of Solid-State Circuits.

[15]  Stefan M. Petters,et al.  Enhanced Race-To-Halt: A Leakage-Aware Energy Management Approach for Dynamic Priority Systems , 2011, 2011 23rd Euromicro Conference on Real-Time Systems.

[16]  Gernot Heiser,et al.  Dynamic voltage and frequency scaling: the laws of diminishing returns , 2010 .

[17]  Tzi-cker Chiueh,et al.  Invited: Wireless sensor nodes for environmental monitoring in Internet of Things , 2016, 2016 53nd ACM/EDAC/IEEE Design Automation Conference (DAC).

[18]  Jaeha Kim,et al.  Self-biased, high-bandwidth, low-jitter 1-to-4096 multiplier clock-generator PLL , 2003 .

[19]  René Schüffny,et al.  A Fast-Locking ADPLL With Instantaneous Restart Capability in 28-nm CMOS Technology , 2013, IEEE Transactions on Circuits and Systems II: Express Briefs.

[20]  Luciano Lavagno,et al.  Reactive clocks with variability-tracking jitter , 2015, 2015 33rd IEEE International Conference on Computer Design (ICCD).

[21]  Zhihua Wang,et al.  A 1.5GHz all-digital frequency-locked loop with 1-bit ΔΣ frequency detection in 0.18μm CMOS , 2014, Technical Papers of 2014 International Symposium on VLSI Design, Automation and Test.

[22]  Edith Beigné,et al.  Architecture and Robust Control of a Digital Frequency-Locked Loop for Fine-Grain Dynamic Voltage and Frequency Scaling in Globally Asynchronous Locally Synchronous Structures , 2011, J. Low Power Electron..

[23]  Seong-Ook Jung,et al.  High-Speed, Low-Power, and Highly Reliable Frequency Multiplier for DLL-Based Clock Generator , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[24]  Ching-Che Chung,et al.  A clock generator with cascaded dynamic frequency counting loops for wide multiplication range applications , 2006 .

[25]  Luca Benini,et al.  A scan-chain based state retention methodology for IoT processors operating on intermittent energy , 2017, Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017.

[26]  Ahmed Elkholy,et al.  15.4 A 20-to-1000MHz ±14ps peak-to-peak jitter reconfigurable multi-output all-digital clock generator using open-loop fractional dividers in 65nm CMOS , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[27]  Naveen Verma,et al.  Realizing Low-Energy Classification Systems by Implementing Matrix Multiplication Directly Within an ADC , 2015, IEEE Transactions on Biomedical Circuits and Systems.

[28]  David Blaauw,et al.  Digitally Controlled Leakage-Based Oscillator and Fast Relocking MDLL for Ultra Low Power Sensor Platform , 2015, IEEE Journal of Solid-State Circuits.

[29]  J.A. Tierno,et al.  A Wide Power Supply Range, Wide Tuning Range, All Static CMOS All Digital PLL in 65 nm SOI , 2008, IEEE Journal of Solid-State Circuits.

[30]  W Khalil,et al.  A ${\hbox{700-}}\mu{\hbox {A}}$ 405-MHz All-Digital Fractional- $N$ Frequency-Locked Loop for ISM Band Applications , 2011, IEEE Transactions on Microwave Theory and Techniques.

[31]  Michele Magno,et al.  Dynamic energy burst scaling for transiently powered systems , 2016, 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[32]  Takayasu Sakurai,et al.  A 80-mV input, fast startup dual-mode boost converter with charge-pumped pulse generator for energy harvesting , 2011, IEEE Asian Solid-State Circuits Conference 2011.

[33]  Seok-Kyun Han,et al.  Development of low-complexity all-digital frequency locked loop as 500 MHz reference clock generator for field-programmable gate array , 2014, IET Circuits Devices Syst..