Statistical Analysis and Process Variation-Aware Routing and Skew Assignment for FPGAs

With constant scaling of process technologies, chip design is becoming increasingly difficult due to process variations. The FPGA community has only recently started focusing on the effects of variations. In this work we present a statistical analysis to compare the effects of variations on designs mapped to FPGAs and ASICs. We also present CAD and architecture techniques to mitigate the impact of variations. First we present a variation-aware router that optimizes statistical criticality. We then propose a modification to the clock network to deliver programmable skews to different flip-flops. Finally, we combine the two techniques and the result is a 9x reduction in yield loss that translates to a 12% improvement in timing yield. When the desired timing yield is set to 99%, our combined statistical routing and skew assignment technique results in a delay improvement of about 10% over a purely deterministic approach.

[1]  Yan Lin,et al.  FPGA device and architecture evaluation considering process variations , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..

[2]  Kia Bazargan,et al.  Clustering based pruning for statistical criticality computation under process variations , 2007, 2007 IEEE/ACM International Conference on Computer-Aided Design.

[3]  Yan Lin,et al.  Stochastic physical synthesis for FPGAs with pre-routing interconnect uncertainty and process variation , 2007, FPGA '07.

[4]  Vladimir Zolotov,et al.  Gate sizing using incremental parameterized statistical timing analysis , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..

[5]  B. Cline,et al.  Analysis and modeling of CD variation for statistical static timing , 2006, ICCAD '06.

[6]  Kia Bazargan,et al.  Clustering based pruning for statistical criticality computation under process variations , 2007, ICCAD 2007.

[7]  Jeng-Liang Tsai,et al.  A yield improvement methodology using pre- and post-silicon statistical clock scheduling , 2004, IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004..

[8]  Sachin S. Sapatnekar,et al.  A practical methodology for early buffer and wire resource allocation , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[9]  Sarma B. K. Vrudhula,et al.  A methodology to improve timing yield in the presence of process variations , 2004, Proceedings. 41st Design Automation Conference, 2004..

[10]  Stephen Dean Brown,et al.  Constrained clock shifting for field programmable gate arrays , 2002, FPGA '02.

[11]  K. Ravindran,et al.  First-Order Incremental Block-Based Statistical Timing Analysis , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[12]  David Blaauw,et al.  Parametric yield maximization using gate sizing based on efficient statistical power and delay gradient computation , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..

[13]  Costas J. Spanos,et al.  Modeling within-die spatial correlation effects for process-design co-optimization , 2005, Sixth international symposium on quality electronic design (isqed'05).

[14]  Jeng-Liang Tsai,et al.  A yield improvement methodology using pre- and post-silicon statistical clock scheduling , 2004, ICCAD 2004.

[15]  Malgorzata Marek-Sadowska,et al.  Skew-programmable clock design for FPGA and skew-aware placement , 2005, FPGA '05.

[16]  Peter Y. K. Cheung,et al.  Within-die delay variability in 90nm FPGAs and beyond , 2006, 2006 IEEE International Conference on Field Programmable Technology.

[17]  Lei Wang,et al.  An energy-efficient skew compensation technique for high-speed skew-sensitive signaling , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[18]  Kia Bazargan,et al.  Variation-aware routing for FPGAs , 2007, FPGA '07.

[19]  Refractor,et al.  Third webspace to thumb digital nerve transfer for traumatic avulsion injury , 2023, The Journal of hand surgery, European volume.

[20]  Yan Lin,et al.  Placement and Timing for FPGAs Considering Variations , 2006, 2006 International Conference on Field Programmable Logic and Applications.

[21]  C. E. Clark.  The Greatest of a Finite Set of Random Variables , 1961 .

[22]  Alan Mishchenko,et al.  An Integrated Technology Mapping Environment , 2005 .

[23]  Steven J. E. Wilton,et al.  A detailed power model for field-programmable gate arrays , 2005, TODE.

[24]  Sachin S. Sapatnekar,et al.  Statistical timing analysis under spatial correlations , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[25]  Kia Bazargan,et al.  Statistical Generic and Chip-Specific Skew Assignment for Improving Timing Yield of FPGAs , 2007, 2007 International Conference on Field Programmable Logic and Applications.

[26]  Luca Benini,et al.  Dynamic Thermal Clock Skew Compensation using Tunable Delay Buffers , 2006, ISLPED'06 Proceedings of the 2006 International Symposium on Low Power Electronics and Design.

[27]  Vaughn Betz,et al.  Architecture and CAD for Deep-Submicron FPGAS , 1999, The Springer International Series in Engineering and Computer Science.