Analysis of FDSOI-Negative Capacitance MOSFET with Respect to Different Oxide Thickness and Temperatures

Our research focuses on the study of Fully Depleted Silicon on Insulator Negative Capacitance Metal-Oxide-Semiconductor Field-Effect Transistors (FDSOI-NC-MOSFET) characteristics. This study aims to use ferroelectric material to improve the performance and efficiency of FDSOI Negative capacitance MOSFETs compared to conventional planar MOSFETs. Using TCAD software, FDSOI-NC-MOSFET is simulated and analyzed under various conditions and parameters (like Temperature, channel thickness, input supply voltages, and doping levels of the channel). Variations in these parameters will affect the operating region of the device, thereby the choice of parameters in achieving the best performance will depend on the operating conditions and device applications. NC-MOSFET with ferroelectric materials can obtain an acceptable ON/OFF current ratio by lowering the OFF current and can achieve an adequate subthreshold swing (SS). It is observed that the NC-MOSFET device has enhanced performance and transfer characteristics in comparison to planar MOSFET and is being studied further for various other parameter adjustments to reach a more optimal result. Later in this paper, a circuit-level design using NCMOSFET device is implemented and simulated in support of future circuit-level digital logic design applications.

[1]  Malvika,et al.  A Review on a Negative Capacitance Field-Effect Transistor for Low-Power Applications , 2022, Journal of Electronic Materials.

[2]  Renuka Chowdary Bheemana,et al.  Steep Switching NCFET based Logic for Future Energy Efficient Electronics , 2021, 2021 IEEE International Symposium on Smart Electronic Systems (iSES) (Formerly iNiS).

[3]  D. P. Samajdar,et al.  Sensitivity Analysis of a Novel Negative Capacitance FinFET for Label-Free Biosensing , 2021, IEEE Transactions on Electron Devices.

[4]  S. K. Sinha,et al.  Performance analysis of device characteristics in Negative Capacitance Field Effect Transistor , 2021, 2021 Second International Conference on Electronics and Sustainable Communication Systems (ICESC).

[5]  Sangeeta Joshi,et al.  Study of Impact of Channel Grading on 14nm Double Gate Finfet Performance , 2021, 2021 International Conference on Communication information and Computing Technology (ICCICT).

[6]  R. Chaujar,et al.  TCAD Analysis and Simulation of Double Metal Negative Capacitance FET (DM NCFET) , 2021, 2021 Devices for Integrated Circuit (DevIC).

[7]  Qianqian Huang,et al.  Light-Modulated Subthreshold Swing Effect in a MoS2-Si Hetero Mosfet , 2021, 2021 China Semiconductor Technology International Conference (CSTIC).

[8]  Michael J. Hoffmann,et al.  Progress and future prospects of negative capacitance electronics: A materials perspective , 2021, APL Materials.

[9]  Kiahn Lee,et al.  Analysis of RF Inductive Effect in S-Parameters of Body Contact PD-SOI MOSFETs , 2020, IEEE Transactions on Electron Devices.

[10]  Yiming Li,et al.  Analysis of Negative Capacitance MOSFETs Characteristic with Spacer , 2020, 2020 International Symposium on VLSI Technology, Systems and Applications (VLSI-TSA).

[11]  Pramod Kumar Tiwari,et al.  Temperature Dependence of Subthreshold Characteristics of Negative Capacitance Recessed-Source/Drain (NC R-S/D) SOI MOSFET , 2019, 2019 IEEE International Symposium on Smart Electronic Systems (iSES) (Formerly iNiS).

[12]  Muhammad S. Ullah,et al.  A Review on Negative Capacitance Based Transistors , 2019, 2019 IEEE 62nd International Midwest Symposium on Circuits and Systems (MWSCAS).

[13]  S. Qureshi,et al.  Performance Considerations of Thin Ferroelectrics (~10 nm HfO2, ~20 nm PZT) FDSOI NCFETs for Digital Circuits at Reduced Power Consumption , 2019, 1906.05031.

[14]  Y. Hao,et al.  Comparative Study of Negative Capacitance Field-Effect Transistors with Different MOS Capacitances , 2019, Nanoscale Research Letters.

[15]  V. Hu,et al.  Impact of Work Function Variation, Line-Edge Roughness, and Ferroelectric Properties Variation on Negative Capacitance FETs , 2019, IEEE Journal of the Electron Devices Society.

[16]  C. Hu,et al.  Proposal for Capacitance Matching in Negative Capacitance Field-Effect Transistors , 2019, IEEE Electron Device Letters.

[17]  C. Madhu,et al.  Comparison of Electrical Characteristics of 28 Nm Bulk MOSFET and FDSOI MOSFET , 2018, 2018 IEEE Electron Devices Kolkata Conference (EDKCON).

[18]  George Razvan Voicu,et al.  Low-Leakage 3D Stacked Hybrid NEMFET-CMOS Dual Port Memory , 2018, IEEE Transactions on Emerging Topics in Computing.

[19]  Jing Guo,et al.  A Simple Model of Negative Capacitance FET With Electrostatic Short Channel Effects , 2017, IEEE Transactions on Electron Devices.

[20]  Jaehyun Lee,et al.  Analysis of Drain-Induced Barrier Rising in Short-Channel Negative-Capacitance FETs and Its Applications , 2017, IEEE Transactions on Electron Devices.

[21]  Yang Li,et al.  Effect of Ferroelectric Damping on Dynamic Characteristics of Negative Capacitance Ferroelectric MOSFET , 2016, IEEE Transactions on Electron Devices.

[22]  C. Shin,et al.  Negative Capacitance Field Effect Transistor With Hysteresis-Free Sub-60-mV/Decade Switching , 2016, IEEE Electron Device Letters.

[23]  Asif Islam Khan,et al.  Effects of the Variation of Ferroelectric Properties on Negative Capacitance FET Characteristics , 2016, IEEE Transactions on Electron Devices.

[24]  Koushik Guha,et al.  Effect on pull-in voltage and current in NEMFET by scaling channel length , 2015, TENCON 2015 - 2015 IEEE Region 10 Conference.

[25]  M. J. Kumar,et al.  Junctionless Impact Ionization MOS: Proposal and Investigation , 2014, IEEE Transactions on Electron Devices.

[26]  Y. Omura,et al.  Proposal of a partial-ground-plane (PGP) silicon-on-insulator (SOI) MOSFET for deep sub-0.1-μm channel regime , 2001, IEEE Electron Device Letters.