论文信息 - High voltage (>1100V) SOI LDMOS with an accumulated charges layer for double enhanced dielectric electric field

High voltage (>1100V) SOI LDMOS with an accumulated charges layer for double enhanced dielectric electric field

A high voltage silicon-on-insulator (SOI) LDMOS with an accumulated charges layer (ACL) for double enhanced dielectric electric field (DEDF) is proposed. The electrons and holes can be accumulated in the ACL with a back-gate bias in off-state. These charges can enhance the dielectric field in the buried oxide (BOX) layer under the source and drain for improving breakdown voltage (BV). Moreover, the ACL can also enhance the reduced surface field (RESURF) effect. Compared with the conventional SOI and Shield-Trench SOI, BV of the DEDF SOI can achieve 1163 V at 1μm BOX and 550 V back-gate voltage.

[1] S. Mukherjee,et al. Realization of high breakdown voltage (>700 V) in thin SOI devices , 1991, [1991] Proceedings of the 3rd International Symposium on Power Semiconductor Devices and ICs.

[2] Bo Zhang,et al. Analysis of back-gate effect on breakdown behaviour of over 600V SOI LDMOS transistors , 2007 .

[3] Ic Design. A Novel Structure and Its Breakdown Mechanism of a SOI High Voltage Device with a Shielding Trench , 2005 .

[4] Bo Zhang,et al. A Novel 700-V SOI LDMOS With Double-Sided Trench , 2007, IEEE Electron Device Letters.

[5] Akio Nakagawa,et al. New 1200 V MOSFET structure on SOI with SIPOS shielding layer , 1998, Proceedings of the 10th International Symposium on Power Semiconductor Devices and ICs. ISPSD'98 (IEEE Cat. No.98CH36212).

[6] Bo Zhang,et al. An L-Shaped Trench SOI-LDMOS With Vertical and Lateral Dielectric Field Enhancement , 2012, IEEE Electron Device Letters.

[7] Bo Zhang,et al. A new structure and its analytical model for the electric field and breakdown voltage of SOI high voltage device with variable-k dielectric buried layer , 2007 .