DVS for buffer-constrained architectures with predictable QoS-energy tradeoffs
暂无分享,去创建一个
Lothar Thiele | Samarjit Chakraborty | Alexander Maxiaguine | L. Thiele | S. Chakraborty | A. Maxiaguine
[1] Luca Benini,et al. Dynamic frequency scaling with buffer insertion for mixed workloads , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[2] Margaret Martonosi,et al. Formal online methods for voltage/frequency control in multiple clock domain microprocessors , 2004, ASPLOS XI.
[3] Jean-Yves Le Boudec,et al. Network Calculus: A Theory of Deterministic Queuing Systems for the Internet , 2001 .
[4] Kevin Skadron,et al. Reducing multimedia decode power using feedback control , 2003, Proceedings 21st International Conference on Computer Design.
[5] Stephen P. Boyd,et al. Managing power consumption in networks on chips , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[6] Anantha Chandrakasan,et al. Embedded power supply for low-power DSP , 1997, IEEE Trans. Very Large Scale Integr. Syst..
[7] Soonhoi Ha,et al. Dynamic voltage scheduling with buffers in low-power multimedia applications , 2004, TECS.
[8] Todd M. Austin,et al. SimpleScalar: An Infrastructure for Computer System Modeling , 2002, Computer.