Methodology for targeted defect reduction and inspection optimization

A methodology is outlined to establish the prioritization of defects under conditions of low sampling statistics based on the deliberate introduction of defects at specific process points. Probe results from electrical test structures are correlated with optical defect inspection data to determine the kill rates of various defects. The methodology generalizes from a standard approach that typically relies on a high statistical sampling plan with significant wafer area coverage. In this case, the probed area coverage is reduced to 1-3% of the wafer surface but still provides defect impact prioritization for targeted defect reduction and optimized inspection strategies for optical capture and SEM review.

[1]  D. Farrington,et al.  In-line SEM based ADC for advanced process control , 2000, 2000 IEEE/SEMI Advanced Semiconductor Manufacturing Conference and Workshop. ASMC 2000 (Cat. No.00CH37072).

[2]  Andrew Skumanich Process and yield improvement based on fast in-line automatic defect classification , 1999, Advanced Lithography.

[3]  Man-Ping Cai,et al.  Use of test structures for Cu interconnect process development and yield enhancement , 2000, ICMTS 2000. Proceedings of the 2000 International Conference on Microelectronic Test Structures (Cat. No.00CH37095).

[4]  Andrew Skumanich,et al.  Defect reduction methodologies for damascene interconnect process development , 1999, Advanced Lithography.