Design and simulation of enhanced 64-bit Vedic multiplier

Immense growth in technology and ever-increasing computational complexities in image and signal processing algorithms requires robust and efficient hardware software co-design methodologies. Multiplication operation forms the core of such extensively used techniques like correlation, convolution filtering etc. and it is one of the major contributing factors for deteriorating the system performance in terms of latency and throughput. This paper presents a design and implementation framework of enhanced multiplier based on prehistoric “Indian Vedic mathematics sutras”. Presented architecture is based on Vedic multiplication. The computation of partial multiplication is performed in parallel manner and further added to generate the result. In this work, a module of single carry save adder for performance enhancement replaces multiple adders. The partial multiplication terms are accustomed by concatenation. The Proposed design is simulated and implemented using Xilinx ISE Design Suit 14.5. Comparative analysis demonstrates that our proposed architecture for multiplication produce better results even for higher bits in terms of speed.

[1]  Rutuparna Panda,et al.  Multiplier less high-speed squaring circuit for binary numbers , 2015 .

[2]  Trailokya Nath Sasamal,et al.  Implementation of 4×4 vedic multiplier using carry save adder in quantum-dot cellular automata , 2016, 2016 International Conference on Communication and Signal Processing (ICCSP).

[3]  M. Ramalatha,et al.  High speed energy efficient ALU design using Vedic multiplication techniques , 2009, 2009 International Conference on Advances in Computational Tools for Engineering Applications.

[4]  High speed multiplier using Nikhilam Sutra algorithm of Vedic mathematics , 2014 .

[5]  N K.,et al.  Design A DSP Operations Using Vedic Mathematics , 2014 .

[6]  Chan Mo Kim,et al.  Multiplier design based on ancient Indian Vedic Mathematics , 2008, 2008 International SoC Design Conference.

[7]  Syed Manzoor Qasim,et al.  FPGA implementation of scalable microprogrammed FIR filter architectures using Wallace tree and Vedic multipliers , 2015, 2015 Third International Conference on Technological Advances in Electrical, Electronics and Computer Engineering (TAEECE).

[8]  Gurmohan Singh,et al.  Design and FPGA implementation of optimized 32-bit Vedic multiplier and square architectures , 2015, 2015 International Conference on Industrial Instrumentation and Control (ICIC).

[9]  Rutuparna Panda,et al.  Time efficient signed Vedic multiplier using redundant binary representation , 2017 .

[10]  Arindam Banerjee,et al.  ASIC design of a high speed low power circuit for factorial calculation using ancient Vedic mathematics , 2011, Microelectron. J..

[11]  B. P. Patil,et al.  Performance Evaluation of Squaring Operation by Vedic Mathematics , 2011 .

[12]  Vandana Jagtap,et al.  Efficient Gabor Filter Using Vedic Mathematic for High Speed Convolution in Skin Cancer Detection , 2015, 2015 International Conference on Computing Communication Control and Automation.

[14]  Amish Jais,et al.  Design and implementation of 64 bit multiplier using vedic algorithm , 2016, 2016 International Conference on Communication and Signal Processing (ICCSP).