Testing Embedded Memories: A Survey

According to the International Technology Roadmap for Semiconductors, embedded memories will continue to dominate the increasing system on chips (SoCs) content in the future, approaching 90% in in some cases. Therefore, the memory yield and quality will have a dramatic impact on the overall SoC cost and outgoing product quality. Meeting a high memory yield and quality requires understanding memory designs, modeling their faulty behaviors in appropriate and accurate way, designing adequate tests and diagnosis strategies as well as efficient Design-for-Testability and Built-In-Self-Test (BIST) schemes. This paper presents the state of art in memory testing including fault modeling, test design and BIST. Further research challenges and opportunities are discussed in enabling testing (embedded) memories in the nano-era.

[1]  Ashok Raman,et al.  Embedded Memory Field Returns - Trials and Tribulations , 2006, 2006 IEEE International Test Conference.

[2]  Erik Jan Marinissen,et al.  Challenges in embedded memory design and test , 2005, Design, Automation and Test in Europe.

[3]  Arnaud Virazel,et al.  Dynamic read destructive fault in embedded-SRAMs: analysis and march test solution , 2004, Proceedings. Ninth IEEE European Test Symposium, 2004. ETS 2004..

[4]  Said Hamdioui,et al.  Memory Fault Modeling Trends: A Case Study , 2004, J. Electron. Test..

[5]  Ad J. van de Goor,et al.  Industrial evaluation of DRAM tests , 1999, DATE '99.

[6]  Shekhar Y. Borkar,et al.  EP2: The semiconductor industry in 2025 , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[7]  Said Hamdioui,et al.  Detecting faults in the peripheral circuits and an evaluation of SRAM tests , 2004 .

[8]  Said Hamdioui,et al.  Testing static and dynamic faults in random access memories , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).

[9]  Arnaud Virazel,et al.  Resistive-open defect influence in SRAM pre-charge circuits: analysis and characterization , 2005, European Test Symposium (ETS'05).

[10]  Marian Marinescu,et al.  Simple and Efficient Algorithms for Functional RAM Testing , 1982, ITC.

[11]  Christos A. Papachristou,et al.  An Improved Method for Detecting Functional Faults in Semiconductor Random Access Memories , 1985, IEEE Transactions on Computers.

[12]  A. J. van de Goor,et al.  Testing Semiconductor Memories: Theory and Practice , 1998 .

[13]  Yervant Zorian,et al.  Minimal March tests for unlinked static faults in random access memories , 2005, 23rd IEEE VLSI Test Symposium (VTS'05).

[14]  Said Hamdioui,et al.  An experimental analysis of spot defects in SRAMs: realistic fault models and tests , 2000, Proceedings of the Ninth Asian Test Symposium.

[15]  Xiaogang Du,et al.  A Field Programmable Memory BIST Architecture Supporting Algorithms with Multiple Nested Loops , 2006, 2006 15th Asian Test Symposium.

[16]  Said Hamdioui,et al.  Linked faults in random access memories: concept, fault models, test algorithms, and industrial results , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[17]  Said Hamdioui,et al.  Low-cost, customized and flexible SRAM MBIST engine , 2010, 13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems.

[18]  Sudhakar M. Reddy,et al.  A March Test for Functional Faults in Semiconductor Random Access Memories , 1981, IEEE Transactions on Computers.

[19]  Said Hamdioui,et al.  New Algorithms for Address Decoder Delay Faults and Bit Line Imbalance Faults , 2009, 2009 Asian Test Symposium.

[20]  Stamatis Vassiliadis,et al.  Test Set Development for Cache Memory in Modern Microprocessors , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[21]  Carlos R. P. Hartmann,et al.  An Optimal Algorithm for Testing Stuck-at Faults in Random Access Memories , 1977, IEEE Transactions on Computers.

[22]  Robert Aitken.  A modular wrapper enabling high speed BIST and repair for small wide memories , 2004 .

[23]  Georgi Gaydadjiev,et al.  March LA: a test for linked memory faults , 1997, Proceedings European Design and Test Conference. ED & TC 97.

[24]  Arnaud Virazel,et al.  ADOFs and Resistive-ADOFs in SRAM Address Decoders: Test Conditions and March Solutions , 2006, J. Electron. Test..

[25]  Takayasu Sakurai,et al.  The semiconductor industry in 2025. , 2010, ISSCC 2010.

[26]  Theo J. Powell,et al.  Bist for deep submicron asic memories with high performance application , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[27]  S. Hamdioui,et al.  Trends in tests and failure mechanisms in deep sub-micron technologies , 2006, International Conference on Design and Test of Integrated Systems in Nanoscale Technology, 2006. DTIS 2006..

[28]  Said Hamdioui,et al.  A New Test Paradigm for Semiconductor Memories in the Nano-Era , 2011, 2011 Asian Test Symposium.

[29]  Atsushi Fujiwara,et al.  A new testing acceleration chip for low-cost memory tests , 1993, IEEE Design & Test of Computers.

[30]  Paolo Bernardi,et al.  Exploiting programmable bist for the diagnosis of embedded memory cores , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[31]  Said Hamdioui,et al.  Importance of dynamic faults for new SRAM technologies , 2003, The Eighth IEEE European Test Workshop, 2003. Proceedings..

[32]  Paul H. Bardell,et al.  Random Testing for Stuck-At Storage Cells in an Embedded Memory , 1984, ITC.

[33]  Ad J. van de Goor,et al.  Industrial evaluation of stress combinations for march tests applied to SRAMs , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[34]  Frans P. M. Beenker,et al.  A realistic fault model and test algorithms for static random access memories , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[35]  Ravindra Nair.  Comments on "An Optimal Algorithm for Testing Stuck-at Faults in Random Access Memories" , 1979, IEEE Trans. Computers.

[36]  Massimo Violante,et al.  A programmable BIST approach for the diagnosis of embedded memory cores , 2003 .

[37]  Said Hamdioui,et al.  PPM Reduction on Embedded Memories in System on Chip , 2007, 12th IEEE European Test Symposium (ETS'07).

[38]  Said Hamdioui,et al.  March SS: a test for all static simple RAM faults , 2002, Proceedings of the 2002 IEEE International Workshop on Memory Technology, Design and Testing (MTDT2002).

[39]  Chasing subtle embedded RAM defects for nanometer technologies , 2005, IEEE International Conference on Test, 2005..

[40]  Ad J. van de Goor,et al.  Static and dynamic behavior of memory cell array opens and shorts in embedded DRAMs , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.

[41]  R. Dekker,et al.  Realistic built-in self-test for static RAMs , 1989, IEEE Design & Test of Computers.

[42]  René David,et al.  Random Pattern Testing Versus Deterministic Testing of RAM's , 1989, IEEE Trans. Computers.

[43]  Said Hamdioui,et al.  Memory test experiment: industrial results and data , 2006 .

[44]  Said Hamdioui,et al.  Opens and Delay Faults in CMOS RAM Address Decoders , 2006, IEEE Transactions on Computers.

[45]  Nilanjan Mukherjee,et al.  High Volume Diagnosis in Memory BIST Based on Compressed Failure Data , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[46]  Said Hamdioui,et al.  Generic, orthogonal and low-cost March Element based memory BIST , 2011, 2011 IEEE International Test Conference.

[47]  R. Mookerjee.  Segmentation: a technique for adapting high-performance logic ATE to test high-density, high-speed SRAMs , 1993, Records of the 1993 IEEE International Workshop on Memory Testing.

[48]  Nilanjan Mukherjee,et al.  Full-speed field-programmable memory BIST architecture , 2005, IEEE International Conference on Test, 2005..

[49]  Camelia Hora,et al.  Trends in testing integrated circuits , 2004, 2004 International Conferce on Test.

[50]  Magdy S. Abadir,et al.  Functional Testing of Semiconductor Random Access Memories , 1983, CSUR.