Timing-Aware Diagnosis for Small Delay Defects

As semiconductor technologies progress, testing of small delay defects are becoming more important for SoCs. However, fault diagnosis of small delay defects has not been developed. We propose a novel timing-aware method for diagnosing small delay defects with a small computation cost using gate delay fault simulation with the minimum detectable delay, as introduced in the statistical delay quality model. The experimental results show that the proposed method is capable of identifying fault locations for small delay defects with a small computation cost.

[1]  Yuzo Takamatsu,et al.  A method of generating tests for marginal delays and delay faults in combinational circuits , 1997, Proceedings Sixth Asian Test Symposium (ATS'97).

[2]  Mark Mohammad Tehranipoor,et al.  Timing-based delay test for screening small delay defects , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[3]  Y. Sato,et al.  Evaluation of the statistical delay quality model , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..

[4]  F. Brglez,et al.  A neutral netlists of 10 combinational circuits and a target translator in FORTRAN , 1985 .

[5]  Edward J. McCluskey,et al.  Delay defect screening using process monitor structures , 2004, 22nd IEEE VLSI Test Symposium, 2004. Proceedings..

[6]  Y. Sato,et al.  Not all Delay Tests Are the Same - SDQL Model Shows True-Time , 2006, 2006 15th Asian Test Symposium.

[7]  Ananta K. Majhi,et al.  On hazard-free patterns for fine-delay fault testing , 2004 .

[8]  Toshiyuki Maeda,et al.  Invisible delay quality - SDQM model lights up what could not be seen , 2005, IEEE International Conference on Test, 2005..

[9]  Hiroshi Takahashi,et al.  Diagnosis of single gate delay faults in combinational circuits using delay fault simulation , 1998, Proceedings Seventh Asian Test Symposium (ATS'98) (Cat. No.98TB100259).

[10]  Malgorzata Marek-Sadowska,et al.  Delay-fault diagnosis using timing information , 2005, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Chen Wang,et al.  Timing-Aware ATPG for High Quality At-speed Testing of Small Delay Defects , 2006, 2006 15th Asian Test Symposium.

[12]  Xiaoqing Wen,et al.  A Framework of High-quality Transition Fault ATPG for Scan Circuits , 2006, 2006 IEEE International Test Conference.