Adaptive Network-on-Chip

[1]  Thilo Pionteck,et al.  A dynamically reconfigurable packet-switched network-on-chip , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[2]  Z. Navabi,et al.  Evaluation of pseudo adaptive XY routing using an object oriented model for NOC , 2005, 2005 International Conference on Microelectronics.

[3]  Tobias Bjerregaard,et al.  A survey of research and practices of Network-on-chip , 2006, CSUR.

[4]  Luigi Carro,et al.  NoC Power Optimization Using a Reconfigurable Router , 2009, 2009 IEEE Computer Society Annual Symposium on VLSI.

[5]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[6]  Vincenzo Catania,et al.  Neighbors-on-Path: A New Selection Strategy for On-Chip Networks , 2006, 2006 IEEE/ACM/IFIP Workshop on Embedded Systems for Real Time Multimedia.

[7]  Jianwen Zhang,et al.  Router with centralized buffer for network-on-chip , 2009, GLSVLSI '09.

[8]  Ahmet T. Erdogan,et al.  Architecture of a Dynamically Reconfigurable NoC for Adaptive Reconfigurable MPSoC , 2006, First NASA/ESA Conference on Adaptive Hardware and Systems (AHS'06).

[9]  Masoud Daneshtalab,et al.  EDXY - A low cost congestion-aware routing algorithm for network-on-chips , 2010, J. Syst. Archit..

[10]  Camel Tanougast,et al.  CuNoC: A Scalable Dynamic NoC for Dynamically Reconfigurable FPGAs , 2007, 2007 International Conference on Field Programmable Logic and Applications.

[11]  Rudy Lauwereins,et al.  Topology adaptive network-on-chip design and implementation , 2005 .

[12]  Jorg Henkel,et al.  ROAdNoC: runtime observability for an adaptive network on chip architecture , 2008, ICCAD 2008.

[13]  José Duato,et al.  A New Theory of Deadlock-Free Adaptive Routing in Wormhole Networks , 1993, IEEE Trans. Parallel Distributed Syst..

[14]  Luigi Carro,et al.  Adaptive router architecture based on traffic behavior observability , 2009, 2009 2nd International Workshop on Network on Chip Architectures.

[15]  Henk Corporaal,et al.  An FPGA Design Flow for Reconfigurable Network-Based Multi-Processor Systems on Chip , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.

[16]  Thilo Pionteck,et al.  Applying Partial Reconfiguration to Networks-On-Chips , 2006, 2006 International Conference on Field Programmable Logic and Applications.

[17]  Bill Lin,et al.  Design of a High-Throughput Distributed Shared-Buffer NoC Router , 2010, 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip.

[18]  Ge-Ming Chiu,et al.  The Odd-Even Turn Model for Adaptive Routing , 2000, IEEE Trans. Parallel Distributed Syst..

[19]  Horácio C. Neto,et al.  Dynamically Reconfigurable Networks-on-Chip Using Runtime Adaptive Routers , 2010 .

[20]  Jens Sparsø,et al.  ReNoC: A Network-on-Chip Architecture with Reconfigurable Topology , 2008 .