Gate-level modelling and verification of asynchronous circuits using CSPM and FDR

FDR (failures-divergences refinement) is a tool for verifying properties of processes expressed in a machine-readable dialect of CSP (CSPM). This paper shows how to model asynchronous logic blocks as processes in CSPM and how to verify them using FDR: processes abstract away from the speed of the blocks; multi-way synchronization facilitates the modelling of isochronic forks; receptiveness is formalised as an assertion for FDR to check; process trans formations allow one to model transmission lines and handshaking ports. A process parameterised by a Boolean function suffices to model any complex gate; another such process models N-way mutual exclusion. The approach is illustrated on a variety of asynchronous circuits drawn from the literature.

[1]  Mark B. Josephs,et al.  CMOS design of the tree arbiter element , 1996, IEEE Trans. Very Large Scale Integr. Syst..

[2]  C. van Berkel,et al.  Beware the three-way arbiter , 1999 .

[3]  Michael Goldsmith,et al.  Hierarchical Compression for Model-Checking CSP or How to Check 1020 Dining Philosophers for Deadlock , 1995, TACAS.

[4]  Ying Liu.  Amulet1: Specification and verification in CCS , 1996 .

[5]  Mark B. Josephs,et al.  Delay-Insensitive Circuits: An Algebraic Approach to their Design , 1990, CONCUR.

[6]  Mark B. Josephs,et al.  Receptive process theory , 1992, Acta Informatica.

[7]  Hemangee K. Kapoor,et al.  Decomposing specifications with concurrent outputs to resolve state coding conflicts in asynchronous logic synthesis , 2004, Proceedings. 41st Design Automation Conference, 2004..

[8]  Mark B. Josephs,et al.  The Design of a Delay-Insensitive Stack , 1991 .

[9]  Andrew William Roscoe,et al.  The Theory and Practice of Concurrency , 1997 .

[10]  Kees van Berkel.  Beware the isochronic fork , 1992, Integr..

[11]  Rudolf H. Mak,et al.  High-Level Design of an Asynchronous Packet-Routing Chip , 1992, Designing Correct Circuits.

[12]  Marta Z. Kwiatkowska,et al.  Towards a Unifying CSP approach to Hierarchical Verification of Asynchronous Hardware , 2005, AVoCS.

[13]  Mark B. Josephs,et al.  A Programming Approach to the Design of Asynchronous Logic Blocks , 2002, Concurrency and Hardware Design.

[14]  Willem C. Mallon.  On directed transformations of delay-insensitive specifications, alternations and dynamic nondeterminism , 2000, Proceedings Sixth International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 2000) (Cat. No. PR00586).

[15]  Steven M. Nowick,et al.  Applications of asynchronous circuits , 1999, Proc. IEEE.

[16]  George J. Milne,et al.  Property verification of asynchronous systems , 2005, Innovations in Systems and Software Engineering.

[17]  Takashi Nanya,et al.  Timing-reliability evaluation of asynchronous circuits based on different delay models , 1994, Proceedings of 1994 IEEE Symposium on Advanced Research in Asynchronous Circuits and Systems.

[18]  David L. Dill,et al.  Trace theory for automatic hierarchical verification of speed-independent circuits , 1989, ACM distinguished dissertations.

[19]  George J. Milne,et al.  An exercise in the automatic verification of asynchronous designs , 1994, Formal Methods Syst. Des..

[20]  Mark B. Josephs,et al.  Formal design of an asynchronous DSP counterflow pipeline: a case study in handshake algebra , 1994, Proceedings of 1994 IEEE Symposium on Advanced Research in Asynchronous Circuits and Systems.

[21]  Tam-Anh Chu,et al.  Synthesis of self-timed VLSI circuits from graph-theoretic specifications , 1987 .

[22]  Mark B. Josephs,et al.  The Use of SI-Algebra in the design of sequencer circuits , 2005, Formal Aspects of Computing.

[23]  Steven M. Nowick,et al.  Scanning the Technology Applications of Asynchronous Circuits , 1999 .

[24]  C. A. R. Hoare,et al.  Communicating sequential processes , 1978, CACM.

[25]  Hemangee K. Kapoor,et al.  Modelling and verification of delay-insensitive circuits using CCS and the Concurrency Workbench , 2004, Inf. Process. Lett..

[26]  Luciano Lavagno,et al.  Logic Synthesis for Asynchronous Controllers and Interfaces , 2002 .

[27]  Hemangee K. Kapoor,et al.  Verification and implementation of delay-insensitive processes in restrictive environments , 2004, Proceedings. Fourth International Conference on Application of Concurrency to System Design, 2004. ACSD 2004..

[28]  Kenneth S. Stevens,et al.  Practical verification and synthesis of low latency asynchronous systems , 1994 .