Modeling and Design Optimization of a Wideband Passive Equalizer on PCB Based on Near-End Crosstalk and Reflections for High-Speed Serial Data Transmission

We propose a closed-form analytic model for the newly presented passive equalizer using near-end crosstalk and reflections on printed circuit board (PCB). The proposed model is developed by using impulse response analysis and the Fourier transform. Based on the model, we propose a design-optimization procedure for the passive equalizer, which achieves eye-opening maximization and ISI minimization in order to maximize the equalization performance and reduce the design cycle. In the proposed optimization procedure, the eye-opening is maximized with a parameter sweep and peak distortion analysis, and the ISI is minimized by the proposed negative ISI cancellation technique. The proposed model and the design-optimization procedure are demonstrated experimentally for a data rate of 16 Gb/s on a 40-cm-long backplane PCB, and they achieve wideband equalization with a significant improvement in the voltage and timing margins of the received serial data.

[1]  Richard M. Kurzrok.  A Review of Key Equalizer Specifications and What They Mean , 2004 .

[2]  P.A. Sandborn,et al.  Optimizing Embedded Passive Content in Printed Circuit Boards , 2007, IEEE Transactions on Electronics Packaging Manufacturing.

[3]  Joungho Kim,et al.  A Wide-Band Passive Equalizer Design on PCB Based on Near-End Crosstalk and Reflections for 12.5 Gbps Serial Data Transmission , 2008, IEEE Microwave and Wireless Components Letters.

[4]  R. Mooney,et al.  An accurate and efficient analysis method for multi-Gb/s chip-to-chip signaling schemes , 2002, 2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302).

[5]  Ki Jin Han,et al.  Eye-Pattern Design for High-Speed Differential Links Using Extended Passive Equalization , 2008, IEEE Transactions on Advanced Packaging.

[6]  S. Reynolds,et al.  10+ gb/s 90-nm CMOS serial link demo in CBGA package , 2005, IEEE Journal of Solid-State Circuits.

[7]  P. Viswanadham,et al.  Design, fabrication, and reliability assessment of embedded resistors and capacitors on multilayered organic substrates , 2005, Proceedings. International Symposium on Advanced Packaging Materials: Processes, Properties and Interfaces, 2005..

[8]  Jaemin Shin,et al.  On-Package Continuous-Time Linear Equalizer using Embedded Passive Components , 2007, 2007 IEEE Electrical Performance of Electronic Packaging.

[9]  Jaemin Kim,et al.  Modeling of Eye-Diagram Distortion and Data-Dependent Jitter in Meander Delay Lines on High-Speed Printed Circuit Boards (PCBs) Based on a Time-Domain Even-Mode and Odd-Mode Analysis , 2008, IEEE Transactions on Microwave Theory and Techniques.

[10]  Tzong-Lin Wu,et al.  A novel systematic approach for equivalent model extraction of embedded high-speed interconnects in time domain , 2003 .

[11]  Mark Horowitz,et al.  High-speed electrical signaling: overview and limitations , 1998, IEEE Micro.

[12]  Jin Liu,et al.  Equalization in high-speed communication systems , 2004 .

[13]  Designing a Simple, Small, Wide-band and Low-Power Equalizer for FR4 Copper Links , 2003 .

[14]  Joungho Kim,et al.  Design and estimation of embedded passives in multiple line grid array (MLGA) package , 2000, International Symposium on Electronic Materials and Packaging (EMAP2000) (Cat. No.00EX458).

[15]  Howard W. Johnson,et al.  High Speed Signal Propagation: Advanced Black Magic , 2003 .