CMOS cross-coupled charge pump with improved latch-up immunity

In this paper, a novel CMOS charge pump with substantially improved immunity to latch-up is presented. By utilizing a dedicated bulk pumping and blocking (DBPB) technique, the proposed charge pump achieves greatly reduced forward voltage of source/drain-substrate junction of transistors, resulting in decreased charge loss and increased latch-up immunity. Comparison results indicated that the maximum bulk forward voltage of the proposed charge pump was less than 0.05V (88% improvement) for zero output current during power-up, and less than 0.12V (88% improvement) regardless of the amount of output current during ordinary pumping operation.

[1]  J.L. Moll,et al.  Latchup model for the parasitic p-n-p-n path in bulk CMOS , 1984, IEEE Transactions on Electron Devices.

[2]  John F. Dickson,et al.  On-Chip High-Voltage Generation in Integrated Circuits Using an Improved Multiplier Technique , 1976 .

[3]  Michel Declercq,et al.  A high-efficiency CMOS voltage doubler , 1998, IEEE J. Solid State Circuits.

[4]  Hong-June Park,et al.  Two-phase boosted voltage generator for low-voltage DRAMs , 2003 .

[5]  Paul R. Gray,et al.  A 10 b, 20 Msample/s, 35 mW pipeline A/D converter , 1995, IEEE J. Solid State Circuits.

[6]  Yen-Tai Lin,et al.  A new dual pumping circuit without body effects for low supply voltage , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).