A 0.75 V reference clamping sense amplifier for low-power high-density ReRAM with dynamic pre-charge technique

[1]  Seong-Ook Jung,et al.  A Split-Path Sensing Circuit for Spin Torque Transfer MRAM , 2014, IEEE Transactions on Circuits and Systems II: Express Briefs.

[2]  Wei Wang,et al.  Improvement of Device Reliability by Introducing a BEOL-Compatible TiN Barrier Layer in CBRAM , 2017, IEEE Electron Device Letters.

[3]  Qi Liu,et al.  Demonstration of 3D vertical RRAM with ultra low-leakage, high-selectivity and self-compliance memory cells , 2015, 2015 IEEE International Electron Devices Meeting (IEDM).

[4]  Seong-Ook Jung,et al.  A Novel Sensing Circuit for Deep Submicron Spin Transfer Torque MRAM (STT-MRAM) , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  Seong-Ook Jung,et al.  An Offset-Tolerant Dual-Reference-Voltage Sensing Scheme for Deep Submicrometer STT-RAM , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  Seong-Ook Jung,et al.  Numerical Estimation of Yield in Sub-100-nm SRAM Design Using Monte Carlo Simulation , 2008, IEEE Transactions on Circuits and Systems II: Express Briefs.

[7]  Hanwool Jeong,et al.  Comparative Study of Various Latch-Type Sense Amplifiers , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[8]  Meng-Fan Chang,et al.  An Offset-Tolerant Fast-Random-Read Current-Sampling-Based Sense Amplifier for Small-Cell-Current Nonvolatile Memory , 2013, IEEE Journal of Solid-State Circuits.

[9]  Seong-Ook Jung,et al.  Reference-Scheme Study and Novel Reference Scheme for Deep Submicrometer STT-RAM , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[10]  Meng-Fan Chang,et al.  An Asymmetric-Voltage-Biased Current-Mode Sensing Scheme for Fast-Read Embedded Flash Macros , 2015, IEEE Journal of Solid-State Circuits.

[11]  Qi Liu,et al.  Atomic View of Filament Growth in Electrochemical Memristive Elements , 2015, Scientific Reports.

[12]  Seong-Ook Jung,et al.  STT-MRAM Sensing Circuit With Self-Body Biasing in Deep Submicron Technologies , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[13]  Gyu-Hyun Kil,et al.  A novel sensing algorithm for Spin-Transfer-Torque magnetic RAM (STT-MRAM) by utilizing dynamic reference , 2012, IEICE Electron. Express.

[14]  Peng Yuan,et al.  Resistive Switching Memory towards Embedded Application in 28 nm Node and Beyond , 2018, 2018 IEEE International Conference on Electron Devices and Solid State Circuits (EDSSC).

[15]  Jinfeng Kang,et al.  BEOL Based RRAM with one extra-mask for low cost, highly reliable embedded application in 28 nm node and beyond , 2017, 2017 IEEE International Electron Devices Meeting (IEDM).

[16]  Doris Schmitt-Landsiedel,et al.  Time-differential sense amplifier for sub-80mV bitline voltage embedded STT-MRAM in 40nm CMOS , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[17]  Meng-Fan Chang,et al.  A Low-Voltage Bulk-Drain-Driven Read Scheme for Sub-0.5 V 4 Mb 65 nm Logic-Process Compatible Embedded Resistive RAM (ReRAM) Macro , 2013, IEEE Journal of Solid-State Circuits.

[18]  Jianguo Yang,et al.  Dynamic Data-Dependent Reference to Improve Sense Margin and Speed of Magnetoresistive Random Access Memory , 2017, IEEE Transactions on Circuits and Systems II: Express Briefs.

[19]  Yong Lian,et al.  Optimization Scheme to Minimize Reference Resistance Distribution of Spin-Transfer-Torque MRAM , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[20]  Qing Luo,et al.  40× Retention Improvement by Eliminating Resistance Relaxation with High Temperature Forming in 28 nm RRAM Chip , 2018, 2018 IEEE International Electron Devices Meeting (IEDM).

[21]  Chankyung Kim,et al.  7.4 A covalent-bonded cross-coupled current-mode sense amplifier for STT-MRAM with 1T1MTJ common source-line structure array , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[22]  Shushan Qiao,et al.  A robust, subthreshold 12T SRAM bitcell with BL leakage compensation and bit-interleaving capability , 2018, IEICE Electron. Express.

[23]  Evert Seevinck,et al.  Current-mode techniques for high-speed VLSI circuits with application to current sense amplifier for CMOS SRAM's , 1991 .

[24]  Meng-Fan Chang,et al.  19.4 embedded 1Mb ReRAM in 28nm CMOS with 0.27-to-1V read using swing-sample-and-couple sense amplifier and self-boost-write-termination scheme , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[25]  R. Singh,et al.  An offset compensation technique for latch type sense amplifiers in high-speed low-power SRAMs , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[26]  Meng-Fan Chang,et al.  Challenges and Circuit Techniques for Energy-Efficient On-Chip Nonvolatile Memory Using Memristive Devices , 2015, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[27]  Meng-Fan Chang,et al.  A High-Speed 7.2-ns Read-Write Random Access 4-Mb Embedded Resistive RAM (ReRAM) Macro Using Process-Variation-Tolerant Current-Mode Read Schemes , 2013, IEEE Journal of Solid-State Circuits.

[28]  Ming Liu,et al.  The Impact of RTN Signal on Array Level Resistance Fluctuation of Resistive Random Access Memory , 2018, IEEE Electron Device Letters.

[29]  Aida Todri,et al.  A body-biasing of readout circuit for STT-RAM with improved thermal reliability , 2015, 2015 IEEE International Symposium on Circuits and Systems (ISCAS).

[30]  Seong-Ook Jung,et al.  A Double-Sensing-Margin Offset-Canceling Dual-Stage Sensing Circuit for Resistive Nonvolatile Memory , 2015, IEEE Transactions on Circuits and Systems II: Express Briefs.