Boolean matching for large libraries

Boolean matching tackles the problem whether a subcircuit of a boolean network can be substituted by a cell from a cell library. In previous approaches each pair of a subcircuit and a cell is tested for NPN equivalence. This becomes very expensive if the cell library is large. In our approach the time complexity for matching a subcircuit against a library L is almost independent of the size of L. CPU time also remains small for matching a subcircuit against the huge set of functions obtained by bridging and fixing cell inputs; but the use of these functions in technology mapping is very profitable. Our method is based on a canonical representative for each NPN equivalence class. We show how this representative can be computed efficiently and how it can be used for matching a boolean function against a set of library functions.

[1]  Robert K. Brayton,et al.  Logic synthesis for programmable gate arrays , 1991, DAC '90.

[2]  Giovanni De Micheli,et al.  Technology mapping using Boolean matching and don't care sets , 1990, Proceedings of the European Design Automation Conference, 1990., EDAC..

[3]  Reiner Kolla,et al.  Matching a Boolean Function against a Set of Functions , 1997 .

[4]  Sharad Malik,et al.  Permutation and phase independent Boolean comparison , 1993, 1993 European Conference on Design Automation with the European Event in ASIC Design.

[5]  Robert K. Brayton,et al.  Boolean matching in logic synthesis , 1992, Proceedings EURO-DAC '92: European Design Automation Conference.

[6]  S. Yang,et al.  Logic Synthesis and Optimization Benchmarks User Guide Version 3.0 , 1991 .

[7]  Reiner Kolla,et al.  TEMPLATE: a generic TEchnology Mapping PLATform , 1997 .

[8]  Sharad Malik,et al.  Permutation and phase independent Boolean comparison , 1993, Integr..

[9]  Robert K. Brayton,et al.  MIS: A Multiple-Level Logic Optimization System , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[10]  Reiner Kolla,et al.  Optimal technology mapping for single output cells , 1995, Proceedings. Fifth Great Lakes Symposium on VLSI.

[11]  K. Keutzer DAGON: Technology Binding and Local Optimization by DAG Matching , 1987, 24th ACM/IEEE Design Automation Conference.