Design of New DSP Instructions and Their Hardware Architecture for High-Speed FFT

This paper presents new DSP (Digital Signal Processor) instructions and their hardware architecture for high-speed FFT. The instructions perform new operation flows, which are different from the MAC (Multiply and Accumulate) operation on which existing DSP chips heavily depend. This paper proposes the DPU (Data Processing Unit) supporting the instructions and shows it to be two times faster than existing DSP chips for FFT. The architecture has been modeled by the Verilog HDL and logic synthesis has been performed using the 0.35 μm standard cell library. The maximum operating clock frequency is about 144.5 MHz and the architecture will be employed on an application-specific DSP chip.

[1]  Alan V. Oppenheim,et al.  Discrete-Time Signal Pro-cessing , 1989 .

[2]  Axel Wenzler,et al.  New structures for complex multipliers and their noise analysis , 1995, Proceedings of ISCAS'95 - International Symposium on Circuits and Systems.

[3]  B. Wijnen.  The IETF activities in the operations and management area , 2001 .

[4]  Myung Hoon Sunwoo,et al.  A fixed-point multimedia DSP chip for portable multimedia services , 1998, 1998 IEEE Workshop on Signal Processing Systems. SIPS 98. Design and Implementation (Cat. No.98TH8374).

[5]  Peter Pirsch,et al.  Architectures for digital signal processing , 1998 .

[6]  Mayan Moudgill,et al.  Trends in compilable DSP architecture , 2000, 2000 IEEE Workshop on SiGNAL PROCESSING SYSTEMS. SiPS 2000. Design and Implementation (Cat. No.00TH8528).

[7]  Peter Liu,et al.  Minimizing the memory requirement for continuous flow FFT implementation: continuous flow mixed mode FFT (CFMM-FFT) , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[8]  Myung Hoon Sunwoo,et al.  A Fixed-Point DSP (MDSP) Chip for Portable Multimedia (Special Section of Papers Selected from ITC-CSCC '98) , 1999 .

[9]  J.-G. Cousin,et al.  Fast ASIP synthesis and power estimation for DSP application , 2000, 2000 IEEE Workshop on SiGNAL PROCESSING SYSTEMS. SiPS 2000. Design and Implementation (Cat. No.00TH8528).

[10]  J. S. Chow,et al.  Programmable implementations of xDSL transceiver systems , 2000 .