A 10-Bit 500-MS/s 55-mW CMOS ADC
暂无分享,去创建一个
[1] S. Okwit,et al. ON SOLID-STATE CIRCUITS. , 1963 .
[2] Bang-Sup Song,et al. A 12-bit 1-Msample/s capacitor error-averaging pipelined A/D converter , 1988 .
[3] Paul R. Gray,et al. A 13-b 2.5-MHz self-calibrated pipelined A/D converter in 3- mu m CMOS , 1991 .
[4] A. Karanicolas,et al. A 15-b 1-Msample/s digitally self-calibrated pipeline ADC , 1993 .
[5] Behzad Razavi,et al. Principles of Data Conversion System Design , 1994 .
[6] Paul R. Gray,et al. A 10 b, 20 Msample/s, 35 mW pipeline A/D converter , 1995, IEEE J. Solid State Circuits.
[7] Un-Ku Moon,et al. Background digital calibration techniques for pipelined ADCs , 1997 .
[8] I. Mehr,et al. A 55-mW, 10-bit, 40-Msample/s Nyquist-rate CMOS ADC , 1999, IEEE Journal of Solid-State Circuits.
[9] S. H. Lewis,et al. An 8-bit 80-Msample/s pipelined analog-to-digital converter with background calibration , 2001 .
[10] B. Murmann,et al. A 12 b 75 MS/s pipelined ADC using open-loop residue amplification , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..
[11] P.J. Hurst,et al. A 12-bit 20-Msample/s pipelined analog-to-digital converter with nested digital background calibration , 2004, IEEE Journal of Solid-State Circuits.
[12] I. Galton,et al. A digitally enhanced 1.8-V 15-bit 40-MSample/s CMOS pipelined ADC , 2004, IEEE Journal of Solid-State Circuits.
[13] Dong-Young Chang. Design techniques for a pipelined ADC without using a front-end sample-and-hold amplifier , 2004, IEEE Trans. Circuits Syst. I Regul. Pap..
[14] P.J. Hurst,et al. A 12-bit 80-MSample/s pipelined ADC with bootstrapped digital calibration , 2004, IEEE Journal of Solid-State Circuits.
[15] A.P. Chandrakasan,et al. A Highly Integrated CMOS Analog Baseband Transceiver With 180 MSPS 13-bit Pipelined CMOS ADC and Dual 12-bit DACs , 2006, IEEE Journal of Solid-State Circuits.
[16] Jingbo Wang,et al. A 1-GS/s 11-bit ADC With 55-dB SNDR, 250-mW Power Realized by a High Bandwidth Scalable Time-Interleaved Architecture , 2006, IEEE Journal of Solid-State Circuits.
[17] Seung-Chul Lee,et al. A 10b 205MS/s 1mm2 90nm CMOS Pipeline ADC for Flat-Panel Display Applications , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[18] Sanroku Tsukamoto,et al. A 0.8V 10b 8OMS/s 6.5mW Pipelined ADC with Regulated Overdrive Voltage Biasing , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[19] M. Vertregt,et al. A 1.35 GS/s, 10b, 175 mW time-interleaved AD converter in 0.13 μm CMOS , 2007, 2007 IEEE Symposium on VLSI Circuits.
[20] Ying-Hsi Lin,et al. An 11b 800MS/s Time-Interleaved ADC with Digital Background Calibration , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[21] Behzad Razavi,et al. A 10b 500MHz 55mW CMOS ADC , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.
[22] Ian Galton,et al. A 130 mW 100 MS/s Pipelined ADC With 69 dB SNDR Enabled by Digital Harmonic Distortion Correction , 2009, IEEE Journal of Solid-State Circuits.