Modeling and Simulation of Network-on-Chip Systems with DEVS and DEUS

Networks on-chip (NoCs) provide enhanced performance, scalability, modularity, and design productivity as compared with previous communication architectures for VLSI systems on-chip (SoCs), such as buses and dedicated signal wires. Since the NoC design space is very large and high dimensional, evaluation methodologies rely heavily on analytical modeling and simulation. Unfortunately, there is no standard modeling framework. In this paper we illustrate how to design and evaluate NoCs by integrating the Discrete Event System Specification (DEVS) modeling framework and the simulation environment called DEUS. The advantage of such an approach is that both DEVS and DEUS support modularity—the former being a sound and complete modeling framework and the latter being an open, general-purpose platform, characterized by a steep learning curve and the possibility to simulate any system at any level of detail.

[1]  Michele Amoretti.  A Modeling Framework for Unstructured Supernode Networks , 2012, IEEE Communications Letters.

[2]  Michele Amoretti,et al.  Simulating mobile and distributed systems with DEUS and ns-3 , 2013, 2013 International Conference on High Performance Computing & Simulation (HPCS).

[3]  Israel Cidon,et al.  HNOCS: Modular open-source simulator for Heterogeneous NoCs , 2012, 2012 International Conference on Embedded Computer Systems (SAMOS).

[4]  William J. Dally,et al.  Principles and Practices of Interconnection Networks , 2004 .

[5]  Z. Navabi,et al.  Evaluation of pseudo adaptive XY routing using an object oriented model for NOC , 2005, 2005 International Conference on Microelectronics.

[6]  Michele Amoretti,et al.  Evaluating the robustness of the DGT approach for smartphone-based vehicular networks , 2011, 2011 IEEE 36th Conference on Local Computer Networks.

[7]  Vincenzo Catania,et al.  Implementation and Analysis of a New Selection Strategy for Adaptive Routing in Networks-on-Chip , 2008, IEEE Transactions on Computers.

[8]  B. P. Ziegler,et al.  Theory of Modeling and Simulation , 1976 .

[9]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[10]  Valentin Puente,et al.  TOPAZ: An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers , 2012, 2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip.

[11]  Michele Amoretti,et al.  Parallel & distributed simulation with DEUS , 2011, 2011 International Conference on High Performance Computing & Simulation.

[12]  Axel Jantsch,et al.  Simulation and Evaluation of a Network on Chip Architecture Using Ns-2 , 2002 .

[13]  Srinivas Devadas,et al.  Scalable, accurate multicore simulation in the 1000-core era , 2011, (IEEE ISPASS) IEEE INTERNATIONAL SYMPOSIUM ON PERFORMANCE ANALYSIS OF SYSTEMS AND SOFTWARE.

[14]  Hessam S. Sarjoughian,et al.  NoC simulation modeling in DEVS-suite , 2011, SpringSim.

[15]  Luigi Carro,et al.  Design Space Exploration Comparing Homogeneous and Heterogeneous Network-on-Chip Architectures , 2005, 2005 18th Symposium on Integrated Circuits and Systems Design.