A Comparison of fault-tolerant memories in SRAM-based FPGAs

This paper compares the effectiveness and cost of different fault-tolerant techniques for FPGA memories (BRAMs, LUTRAMs, and SRLs). TMR, parity with duplication, compliment duplicate (CD) with duplication, single-error correction/double-error detection (SEC/DED), and SEC/DED with duplication are the techniques used in this study to protect FPGA memories. Memory scrubbing is also added to each of these techniques. The effectiveness of each technique is measured by the number of sensitive bits in each design as well as the number of critical failures. A critical failure is defined as an upset whose effects can only be repaired through device reconfiguration. Cost is measured in terms of FPGA slices and BRAMs. This study finds that for BRAMs and LUTRAMs scrubbing with TMR provides the best protection. For SRLs scrubbing is unnecessary, and TMR provides the best protection. This study also provides a variety of reliability-area trade-off points with fault-tolerant techniques other than TMR.

[1]  Michael J. Wirthlin,et al.  Estimating TMR Reliability on FPGAs Using Markov Models , 2008 .

[2]  Viswanathan Subramanian,et al.  SEU Mitigation Techniques for Microprocessor Control Logic , 2006, 2006 Sixth European Dependable Computing Conference.

[3]  C.K. Filho,et al.  Improving Reliability of SRAM-Based FPGAs by Inserting Redundant Routing , 2006, IEEE Transactions on Nuclear Science.

[4]  Michael J. Wirthlin,et al.  The reliability of FPGA circuit designs in the presence of radiation induced configuration upsets , 2003, 11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, 2003. FCCM 2003..

[5]  Chen Wei Tseng,et al.  Correcting Single-Event Upsets in Virtex-II Platform FPGA Configuration Memory , 2007 .

[6]  Santosh K. Shrivastava,et al.  Reliable Computer Systems , 1985, Texts and Monographs in Computer Science.

[7]  M. Wirthlin,et al.  SEU-induced persistent error propagation in FPGAs , 2005, IEEE Transactions on Nuclear Science.

[8]  Fabrizio Lombardi,et al.  Markov models of fault-tolerant memory systems under SEU , 2004, Records of the 2004 International Workshop on Memory Technology, Design and Testing, 2004..

[9]  Luigi Carro,et al.  Designing fault tolerant systems into SRAM-based FPGAs , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[10]  Luigi Carro,et al.  Evaluating Different Solutions to Design Fault Tolerant Systems with SRAM-based FPGAs , 2007, J. Electron. Test..

[11]  M. Caffrey,et al.  Evaluating TMR Techniques in the Presence of Single Event Upsets , 2003 .

[12]  Ken Chapman.  PicoBlaze 8-Bit Microcontroller for Virtex-II Series Devices , 2003 .

[13]  J.J. Wang,et al.  Radiation Hardened FPGA Technology for Space Applications , 2007, 2007 IEEE Aerospace Conference.

[14]  Carl Carmichael,et al.  Triple Module Redundancy Design Techniques for Virtex FPGAs, Application Note 197 , 2001 .

[15]  Jiri Gaisler.  A portable and fault-tolerant microprocessor based on the SPARC v8 architecture , 2002, Proceedings International Conference on Dependable Systems and Networks.

[16]  Paul Graham,et al.  Evaluation of power costs in applying TMR to FPGA designs. , 2004 .

[17]  Anurag Tiwari,et al.  Enhanced reliability of finite-state machines in FPGA through efficient fault detection and correction , 2005, IEEE Transactions on Reliability.