Impact of PCI-Bus Load on Applications in a PC Architecture

Any data exchanged between the processor and main memory uses the memory bus, sharing it with data exchanged between I/O devices and main memory. If the processor and a device try to transfer data at the same time, an impact can be seen on the processor as well as on the device. As a result, the execution time of an application on the processor may increase due to memory-bus load generated by I/O devices. In real-time environments, this impact can result in missed deadlines and a behavior that is different to that intended by the designer of the system. This paper gives a method for describing and quantifying the impact of such load on applications executed by the processor.

[1]  Leonard J. Shustek,et al.  An instruction timing model of CPU performance , 1998, ISCA '98.

[2]  Alan Burns,et al.  Statistical analysis of WCET for scheduling , 2001, Proceedings 22nd IEEE Real-Time Systems Symposium (RTSS 2001) (Cat. No.01PR1420).

[3]  Hermann Härtig,et al.  DROPS: OS support for distributed multimedia applications , 1998, ACM SIGOPS European Workshop.

[4]  Margo I. Seltzer,et al.  Operating system benchmarking in the wake of lmbench: a case study of the performance of NetBSD on the Intel x86 architecture , 1997, SIGMETRICS '97.

[5]  R. Saavedra,et al.  Measuring Cache and TLB Performance and Their Effect on Benchmark Run Times USC-CS-93-546 , 1993 .

[6]  Robert Baumgartl,et al.  Dresden Realtime Operating System , 1998 .

[7]  Jochen Liedtke,et al.  OS-controlled cache predictability for real-time systems , 1997, Proceedings Third IEEE Real-Time Technology and Applications Symposium.

[8]  Tai-Yi Huang,et al.  Allowing cycle-stealing direct memory access I/O concurrent with hard-real-time programs , 1996, Proceedings of 1996 International Conference on Parallel and Distributed Systems.

[9]  Frank Bellosa,et al.  Process Cruise Control: Throttling Memory Access in a Soft Real-Time Environment , 1997, SOSP 1997.

[10]  Alan Jay Smith,et al.  Analysis of benchmark characteristics and benchmark performance prediction , 1996, TOCS.

[11]  Robert Sedgewick,et al.  Implementing Quicksort programs , 1978, CACM.

[12]  John L. Hennessy,et al.  Efficient performance prediction for modern microprocessors , 2000, SIGMETRICS '00.