Unfaithful Glitch Propagation in Existing Binary Circuit Models
暂无分享,去创建一个
[1] Michael S. Branicky,et al. Universal Computation and Other Capabilities of Hybrid and Continuous Dynamical Systems , 1995, Theor. Comput. Sci..
[2] Janusz A. Brzozowski,et al. On the Delay-Sensitivity of Gate Networks , 1992, IEEE Trans. Computers.
[3] Brian W. Johnson,et al. Equivalence of the Arbiter, the Synchronizer, the Latch, and the Inertial Delay , 1983, IEEE Transactions on Computers.
[4] Michael Mendler,et al. Newtonian arbiters cannot be proven correct , 1993, Formal Methods Syst. Des..
[5] Stephen H. Unger. Asynchronous Sequential Switching Circuits with Unrestricted Input Changes , 1971, IEEE Trans. Computers.
[6] M. S. Maza,et al. Analysis of clock distribution networks in the presence of crosstalk and groundbounce , 2001, ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483).
[7] Leonard R. Marino,et al. The Effect of Asynchronous Inputs on Sequential Network Reliability , 1977, IEEE Transactions on Computers.
[8] Matthias Függer,et al. Reconciling fault-tolerant distributed computing and systems-on-chip , 2011, Distributed Computing.
[9] Andreas Steininger,et al. On the Threat of Metastability in an Asynchronous Fault-Tolerant Clock Generation Scheme , 2009, 2009 15th IEEE Symposium on Asynchronous Circuits and Systems.
[10] Johannes Schoissengeier. The discrepancy of (nα)n≧1 , 1993 .
[11] Christoph Lenzen,et al. Fault-tolerant algorithms for tick-generation in asynchronous logic , 2011, SSS.
[12] Leonard R. Marino,et al. General theory of metastable operation , 1981, IEEE Transactions on Computers.
[13] Thomas J. Chaney,et al. Q-Modules: Internally Clocked Delay-Insensitive Modules , 1988, IEEE Trans. Computers.
[14] M.J. Gadlage,et al. Digital Device Error Rate Trends in Advanced CMOS Technologies , 2006, IEEE Transactions on Nuclear Science.
[15] Cristian Constantinescu,et al. Trends and Challenges in VLSI Circuit Reliability , 2003, IEEE Micro.