Partitioning logic circuits to maximize fault resolution
暂无分享,去创建一个
[1] Terry Gene Gaddess. Improving the Diagnosability of Modular Combinational Logic by Test Point Insertion , 1969 .
[2] John P. Hayes,et al. A Nand Model ror Fault Diagnosis in Combinational Logic Networks , 1971, IEEE Transactions on Computers.
[3] F. Luccio,et al. On the Decomposition of Networks in Minimally Interconnected Subnetworks , 1969 .
[4] Gernot Metze,et al. A New Representation for Faults in Combinational Digital Circuits , 1972, IEEE Transactions on Computers.
[5] Eugene L. Lawler,et al. Module Clustering to Minimize Delay in Digital Networks , 1969, IEEE Transactions on Computers.
[6] John P. Hayes. On Modifying Logic Networks to Improve Their Diagnosability , 1974, IEEE Transactions on Computers.
[7] EDWARD J. McCLUSKEY,et al. Fault Equivalence in Combinational Logic Networks , 1971, IEEE Transactions on Computers.