On the automatic integration of hardware accelerators into FPGA-based embedded systems
暂无分享,去创建一个
Marco D. Santambrogio | Donatella Sciuto | Gianluca Durelli | Andrés Otero | Christian Pilato | Andrea Cazzaniga
[1] Eric Senn,et al. ∂ GAUT: A High-Level Synthesis Tool for DSP applications , 2008 .
[2] Jason Cong,et al. Platform-Based Behavior-Level and System-Level Synthesis , 2006, 2006 IEEE International SOC Conference.
[3] Marco D. Santambrogio,et al. Automatic run-time manager generation for reconfigurable MPSoC architectures , 2012, 7th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC).
[4] Paolo Meloni,et al. Exploiting FPGAs for technology-aware system-level evaluation of multi-core architectures , 2010, 2010 IEEE International Symposium on Performance Analysis of Systems & Software (ISPASS).
[5] Jason Cong,et al. High-Level Synthesis for FPGAs: From Prototyping to Deployment , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[6] Fabrizio Ferrandi,et al. A design methodology to implement memory accesses in High-Level Synthesis , 2011, 2011 Proceedings of the Ninth IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS).
[7] Marc Duranton,et al. The Challenges for High Performance Embedded Systems , 2006, 9th EUROMICRO Conference on Digital System Design (DSD'06).
[8] Mitsuhisa Sato,et al. OpenMP: parallel programming API for shared memory multiprocessors and on-chip multiprocessors , 2002, 15th International Symposium on System Synthesis, 2002..
[9] Milind Girkar,et al. The hierarchical task graph as a universal intermediate representation , 2007, International Journal of Parallel Programming.