Electrical Characterization and Modeling of Gate-Last Vertical InAs Nanowire MOSFETs on Si