A New Resistance Model for a Schottky Barrier Diode in CMOS Including N-well Thickness Effect
暂无分享,去创建一个
A new resistance model for a Schottky Barrier Diode (SBD) in CMOS technology is proposed in this paper. The proposed model includes the n-well thickness as a variale to explain the operational behavior of a planar SBD which is firstly introduced in this paper. The model is verified using the simulation methodology ATLAS. For verification of the analyzed model and the ATLAS simulation results, SBD prototypes are fabricated using a 0.13㎛ CMOS process. It is demonstrated that the model and simulation results are consistent with measurement results of fabricated SBD.
[1] T. Sudarshan,et al. Lateral current spreading in SiC Schottky diodes using metal overlap edge termination , 2001 .
[2] W. Yeh,et al. Terahertz Schottky barrier diodes with various isolation designs for advanced radio frequency applications , 2010 .
[3] Ruonan Han,et al. A 280-GHz Schottky Diode Detector in 130-nm Digital CMOS , 2010, IEEE Journal of Solid-State Circuits.