A novel high-performance fault-tolerant ICAP controller

Dynamic Partial Reconfiguration is an important feature of modern FPGAs as it allows for better exploitation of FPGA resources over time and space. The Internal Configuration Access Port (ICAP) enables DPR from within an FPGA chip, leading to the possibility of fully autonomous FPGA-based systems. This paper presents a novel high performance and fault-tolerant ICAP controller which can operate at a high speed and recover from emerging faults. Test results showed that our ICAP controller is 25 times faster than the Xilinx' XPS_HWICAP IP core. We demonstrate the use of Triple Modular Redundancy (TMR) in some of the ICAP controller components which have the ability to reconfigure the rest of the ICAP controller when faults are detected. This method is shown to have a 49% smaller area footprint compared to traditional full TMR.

[1]  Jürgen Becker,et al.  Strategies to On- Line Failure Recovery in Self- Adaptive Systems based on Dynamic and Partial Reconfiguration , 2006, First NASA/ESA Conference on Adaptive Hardware and Systems (AHS'06).

[2]  John Ayer.  Dual Use of ICAP with SEM Controller , 2011 .

[3]  M. Wirthlin,et al.  Fault Tolerant ICAP Controller for High-Reliable Internal Scrubbing , 2008, 2008 IEEE Aerospace Conference.

[4]  Brock J. LaMeres,et al.  Spatial avoidance of hardware faults using FPGA partial reconfiguration of tile-based soft processors , 2010, 2010 IEEE Aerospace Conference.

[5]  Fernanda Gusmão de Lima Kastensmidt,et al.  Evaluating one-hot encoding finite state machines for SEU reliability in SRAM-based FPGAs , 2006, 12th IEEE International On-Line Testing Symposium (IOLTS'06).

[6]  Jürgen Becker,et al.  Methods for run-time failure recognition and recovery in dynamic and partial reconfigurable systems based on Xilinx Virtex-II Pro FPGAs , 2006, IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures (ISVLSI'06).

[7]  Mikel Azkarate-askasua,et al.  A novel SEU, MBU and SHE handling strategy for Xilinx Virtex-4 FPGAs , 2009, 2009 International Conference on Field Programmable Logic and Applications.

[8]  Axel Jantsch,et al.  Run-time Partial Reconfiguration speed investigation and architectural design space exploration , 2009, 2009 International Conference on Field Programmable Logic and Applications.

[9]  Yong-surk Lee,et al.  Single error correction, double error detection and double adjacent error correction with no mis-correction code , 2013, IEICE Electron. Express.

[10]  Barry E. Mullins,et al.  Using Relocatable Bitstreams for Fault Tolerance , 2012, Second NASA/ESA Conference on Adaptive Hardware and Systems (AHS 2007).

[11]  Cristian Constantinescu,et al.  Trends and Challenges in VLSI Circuit Reliability , 2003, IEEE Micro.

[12]  Mikel Azkarate-askasua,et al.  A Roadmap for Autonomous Fault-Tolerant Systems , 2010, 2010 Conference on Design and Architectures for Signal and Image Processing (DASIP).