Multiprocessor silicon photonic interconnects: a systems perspective

The high bandwidth density and low power consumption characteristics of silicon photonics devices can provide a high performance interconnect solution for multiprocessor systems. At the same time this technology also poses a new set of constraints and challenges in architecting, designing, and integrating such systems. The "macrochip" multiprocessor architecture leverages a photonically interconnected array of processor and/or memory chips to provide a flexible platform to build heterogeneous systems. The design considerations for such a system are influenced largely by the system architecture, the programming model and devices needed for their implementation. This talk will first describe the macrochip platform, technology constraints and potential interconnect solutions with the various device building blocks. Then it will present some topology choices that range from a WDM point-to-point interconnect to more complex switched data channel networks. It will close with a detailed analysis of these design choices and show the impact of the device constraints on performance and power consumption along with some recent ultra-low power device implementation results.

[1]  Jung Ho Ahn,et al.  Corona: System Implications of Emerging Nanophotonic Technology , 2008, 2008 International Symposium on Computer Architecture.

[2]  Luca P. Carloni,et al.  Photonic NoC for DMA Communications in Chip Multiprocessors , 2007 .

[3]  Nobuyoshi Komuro,et al.  Maximum throughput analysis for RTS/CTS-used IEEE 802.11 DCF in wireless multi-hop networks , 2010, International Conference on Computer and Communication Engineering (ICCCE'10).

[4]  Ashok V. Krishnamoorthy,et al.  Silicon-photonic network architectures for scalable, power-efficient multi-chip systems , 2010, ISCA '10.

[5]  Jürg Ganz,et al.  Optimum cycle redundancy-check codes with 16-bit redundancy , 1990, IEEE Trans. Commun..

[6]  Anoop Gupta,et al.  The SPLASH-2 programs: characterization and methodological considerations , 1995, ISCA.

[7]  Luca Benini,et al.  Low power error resilient encoding for on-chip data buses , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.

[8]  H. Thacker,et al.  Grating-coupler based low-loss optical interlayer coupling , 2011, 8th IEEE International Conference on Group IV Photonics.

[9]  Luca P. Carloni,et al.  Design Exploration of Optical Interconnection Networks for Chip Multiprocessors , 2008, 2008 16th IEEE Symposium on High Performance Interconnects.

[10]  Xuezhe Zheng,et al.  Submilliwatt, ultrafast and broadband electro-optic silicon switches. , 2010, Optics express.

[11]  H. Kawaguchi,et al.  . 7 10 . 7 1 . 27 Gb / s / pin 3 mW / pin Wireless Superconnect ( WSC ) Interface Scheme , 2003 .

[12]  Kai Li,et al.  The PARSEC benchmark suite: Characterization and architectural implications , 2008, 2008 International Conference on Parallel Architectures and Compilation Techniques (PACT).

[13]  J. Cunningham,et al.  Optical Proximity Communication With Passively Aligned Silicon Photonic Chips , 2009, IEEE Journal of Quantum Electronics.

[14]  Ashok V. Krishnamoorthy,et al.  Computer Systems Based on Silicon Photonic Interconnects A proposed supercomputer-on-a-chip with optical interconnections between processing elements will require development of new lower-energy optical components and new circuit architectures that match electrical datapaths to complementary optical , 2009 .