Etch process modules development and integration in 3D-SOC applications

Abstract Since the challenges of maintaining the Moore's law - through traditional dimensional scaling or exploiting new materials properties - are becoming increasingly difficult, 3D integration technologies are gaining more and more attention and importance. At system level 3D-SOC solutions are of great interest, in particular those obtained through Wafer-to-Wafer (W2W) bonding due to superior overlay performance. In this paper we present the development of etch process modules for fine pitch via last interconnects realized on wafers with dielectric bonding and their integration in a packaging test chip, followed by electrical characterization.

[1]  Eric Beyne,et al.  RIE dynamics for extreme wafer thinning applications , 2018 .

[2]  P. Ancey,et al.  From 3D-SOC to 3D heterogeneous systems: Technology and applications , 2011, 2011 Symposium on VLSI Technology - Digest of Technical Papers.

[3]  Eric Beyne,et al.  The 3-D Interconnect Technology Landscape , 2016, IEEE Design & Test.

[4]  G. Beyer,et al.  Small Pitch, High Aspect Ratio Via-Last TSV Module , 2016, 2016 IEEE 66th Electronic Components and Technology Conference (ECTC).

[5]  Eric Beyne,et al.  "Hole-in-One TSV", a New Via Last Concept for High Density 3D-SOC Interconnects , 2018, 2018 IEEE 68th Electronic Components and Technology Conference (ECTC).