Traditionally, GFSK modulation has been implemented using either I-Q up-conversion or by direct open-loop modulation of the VCO. The up-conversion approach is susceptible to an undesired image signal, and is costly in analog area and power. The open-loop modulation approach is prone to VCO frequency drift and gain errors. The approach described in this paper is a closed-loop modulation of a Delta-Sigma PLL with self-calibrated predistortion filtering. Prior examples of the pre-distortion approach have required either precision loop filter components or custom PLL response tuning. Our approach uses on-chip calibration algorithms which program digital filter coefficients to compensate for PLL loop gain and loop filter variations. This paper describes the fully integrated (including loop filter) 2.4 GHz Delta-Sigma frequency synthesizer, the digital pre-distortion filtering used to cancel the PLL's response, and the calibration algorithms used to adapt the pre-distortion filter coefficients. The synthesizer is implemented as part of a 0.25 /spl mu/m CMOS Bluetooth radio, and uses approximately 35 mA on 4 mm/sup 2/ die area.
[1]
Michael H. Perrott,et al.
A 27-mW CMOS fractional-N synthesizer using digital compensation for 2.5-Mb/s GFSK modulation
,
1997,
IEEE J. Solid State Circuits.
[2]
Calvin Plett,et al.
An agile ISM band frequency synthesizer with built-in GMSK data modulation
,
1998
.
[3]
William J. Kaiser,et al.
A 900-MHz 2.5-mA CMOS frequency synthesizer with an automatic SC tuning loop
,
2001
.
[4]
Asad A. Abidi,et al.
RF-CMOS oscillators with switched tuning
,
1998,
Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).
[5]
C. G. Sodini,et al.
A 2.5-Mb/s GFSK 5.0-Mb/s 4-FSK automatically calibrated /spl Sigma/-/spl Delta/ frequency synthesizer
,
2002
.