Content addressable memory as a teaching aid for low-power technique study
暂无分享,去创建一个
[1] Sethuraman Panchanathan,et al. A content-addressable memory architecture for image coding using vector quantization , 1991, IEEE Trans. Signal Process..
[2] Jeffrey Scott Vitter,et al. Efficient Graph Similarity Search in External Memory , 2017, IEEE Access.
[3] K. Pagiamtzis,et al. A low-power content-addressable memory (CAM) using pipelined hierarchical search scheme , 2004, IEEE Journal of Solid-State Circuits.
[4] Shoushun Chen,et al. A High Speed Low Power CAM With a Parity Bit and Power-Gated ML Sensing , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[5] Peter W. Cook,et al. Low-power synchronous-to-asynchronous- to-synchronous interlocked pipelined CMOS circuits operating at 3.3-4.5 GHz , 2003 .
[6] Wei Li,et al. Positioning Accuracy Evaluation for the Collaborative Automation of Mining Fleet With the Support of Memory Cutting Technology , 2016, IEEE Access.
[7] Shanq-Jang Ruan,et al. Low Power Design of Precomputation-Based Content-Addressable Memory , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[8] K. Pagiamtzis,et al. Content-addressable memory (CAM) circuits and architectures: a tutorial and survey , 2006, IEEE Journal of Solid-State Circuits.