Dynamically reconfigurable architecture for image processor applications
暂无分享,去创建一个
[1] T. J. Fountain,et al. Processor Arrays: Architecture and Applications , 1987 .
[2] ScienceDirect. Microprocessors and microsystems , 1978 .
[3] Ioannis Pitas,et al. A new filter structure for the implementation of certain classes of image processing operations , 1988 .
[4] Donald E. Knuth,et al. The Art of Computer Programming, Volumes 1-3 Boxed Set , 1998 .
[5] Ian Page,et al. Reconfigurable processor architectures , 1996, Microprocess. Microsystems.
[6] Jean Vuillemin,et al. Introduction to programmable active memories , 1990 .
[7] Neucimar Jerônimo Leite,et al. A highly reconfigurable neighborhood image processor based on functional programming , 1994, Proceedings of 1st International Conference on Image Processing.
[8] Brad L. Hutchings,et al. A dynamic instruction set computer , 1995, Proceedings IEEE Symposium on FPGAs for Custom Computing Machines.
[9] Daniel P. Lopresti,et al. Building and using a highly parallel programmable logic array , 1991, Computer.
[10] Harvey F. Silverman,et al. Processor reconfiguration through instruction-set metamorphosis , 1993, Computer.
[11] Donald Ervin Knuth,et al. The Art of Computer Programming , 1968 .
[12] Mark Shand,et al. Fast implementations of RSA cryptography , 1993, Proceedings of IEEE 11th Symposium on Computer Arithmetic.
[13] John Wawrzynek,et al. Garp: a MIPS processor with a reconfigurable coprocessor , 1997, Proceedings. The 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Cat. No.97TB100186).