On the implementation of a Intellectual Property protection based on information hiding

System-On-Chip (SOC) based design process creates a revolution in VLSI industry as it increases the design efficiency, operating speed and reduces the cost development time. In SOC design method, components are required in electronic form called Intellectual Property (IP). IP reuse and exchange is beneficial for the design process but sharing IP blocks causes considerable security risks regarding copyright. In this paper, we present an approach to embed the ownership proof as a part of the design, using information hiding. At the starting of IP design cycle additional information added to the design and this help to identify the copyright. The experimental results of FPGA implementation show that the design can be efficiently marked by proposed method with low overhead.

[1]  Hen-Wai Tsao,et al.  Watermarking for intellectual property protection , 2003 .

[2]  Miodrag Potkonjak,et al.  Copy detection for intellectual property protection of VLSI designs , 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051).

[3]  Susmita Sur-Kolay,et al.  Fast Robust Intellectual Property Protection for VLSI Physical Design , 2007, 10th International Conference on Information Technology (ICIT 2007).

[4]  Jason Cong,et al.  Intellectual property protection by watermarking combinational logic synthesis solutions , 1998, 1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (IEEE Cat. No.98CB36287).

[5]  Miodrag Potkonjak,et al.  Effective iterative techniques for fingerprinting design IP [VLSI CAD] , 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361).

[6]  M. Potkonjak,et al.  FPGA fingerprinting techniques for protecting intellectual property , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).

[7]  Gang Qu,et al.  Zero overhead watermarking technique for FPGA designs , 2003, GLSVLSI '03.

[8]  Amr T. Abdel-Hamid,et al.  A Survey on IP Watermarking Techniques , 2004, Des. Autom. Embed. Syst..

[9]  Markus G. Kuhn,et al.  Information hiding-a survey , 1999, Proc. IEEE.

[10]  Miodrag Potkonjak,et al.  Effective iterative techniques for fingerprinting design IP , 1999, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[11]  Jason Cong,et al.  Intellectual property protection by watermarking combinational logic synthesis solutions , 1998, ICCAD '98.

[12]  Debasis Giri,et al.  Cryptanalysis and Improvement of Das et al.'s Proxy Signature Scheme , 2007 .

[13]  Abhishek Basu,et al.  Robust Visual Information Hiding Framework Based on HVS Pixel Adaptive LSB Replacement (HPALR) Technique , 2011 .

[14]  Miodrag Potkonjak,et al.  Signature hiding techniques for FPGA intellectual property protection , 1998, ICCAD '98.

[15]  Sofiène Tahar,et al.  A public-key watermarking technique for IP designs , 2005, Design, Automation and Test in Europe.

[16]  Markus G. Kuhn,et al.  Information hiding-A survey : Identification and protection of multimedia information , 1999 .

[17]  Miodrag Potkonjak,et al.  Constraint-based watermarking techniques for design IP protection , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..