Pipeline FFT Architectures Optimized for FPGAs
暂无分享,去创建一个
[1] E. V. Jones,et al. A pipelined FFT processor for word-sequential data , 1989, IEEE Trans. Acoust. Speech Signal Process..
[2] T. Sansaloni,et al. Efficient pipeline FFT processors for WLAN MIMO-OFDM systems , 2005 .
[3] Bin Zhou,et al. Implementations and Optimizations of Pipeline FFTs on Xilinx FPGAs , 2008, 2008 International Conference on Reconfigurable Computing and FPGAs.
[4] C. K. Yuen,et al. Theory and Application of Digital Signal Processing , 1978, IEEE Transactions on Systems, Man, and Cybernetics.
[5] Mats Torkelson,et al. A new approach to pipeline FFT processor , 1996, Proceedings of International Conference on Parallel Processing.
[6] Alvin M. Despain,et al. Pipeline and Parallel-Pipeline FFT Processors for VLSI Implementations , 1984, IEEE Transactions on Computers.
[7] Peter Kabal,et al. Performance of fixed-point FFT's: Rounding and scaling considerations , 1986, ICASSP '86. IEEE International Conference on Acoustics, Speech, and Signal Processing.
[8] Khaled Benkrid,et al. A high-level implementation of a high performance pipeline FFT on Virtex-E FPGAs , 2004, IEEE Computer Society Annual Symposium on VLSI.
[9] Myoung Seob Lim,et al. New Radix-2 to the 4th Power Pipeline FFT Processor , 2005, IEICE Trans. Electron..
[10] Shousheng He,et al. Wordlength optimization of a pipelined FFT processor , 1999, 42nd Midwest Symposium on Circuits and Systems (Cat. No.99CH36356).