A low cost 100 MHz analog test bus

This paper describes an on-chip analog bus whose bandwidth is limited primarily by an off-chip amplifier. It uses only a digital 3-state inverter for each bus input. The high-speed and constant low-input capacitance of this scheme make it suitable for measuring sensitive or even digital signals. For equal silicon area, the signal bandwidth is demonstrated to be 10 to 40 times that of previously reported transmission gate schemes.

[1]  Madhuri Jarwala.  Design for Test Approaches to Mixed-Signal Testing , 1992, Proceedings International Test Conference 1992.

[2]  Mani Soma.  A design-for-test methodology for active analog filters , 1990, Proceedings. International Test Conference 1990.

[3]  Diego Vázquez,et al.  A new strategy for testing analog filters , 1994, Proceedings of IEEE VLSI Test Symposium.

[4]  Stig Oresjo,et al.  Structure and metrology for an analog testability bus , 1993, Proceedings of IEEE International Test Conference - (ITC).

[5]  Ramaswami Dandapani,et al.  Structure and metrology for a single-wire analog testability bus , 1994, Proceedings., International Test Conference.

[6]  J. F. Duque-Carrillo,et al.  Compact high-frequency output buffer for testing of analog CMOS VLSI circuits , 1989 .

[7]  Rob A. Rutenbar,et al.  Addressing substrate coupling in mixed-mode ICs: simulation and power distribution synthesis , 1994, IEEE J. Solid State Circuits.

[8]  Vladimir Kolarik,et al.  A design-for-test technique for switched-capacitor filters , 1994, Proceedings of IEEE VLSI Test Symposium.