Encapsulation of controlled collapse chip connection (C4) joints, using a filled epoxy resin with a matched coefficient of thermal expansion (CTE), has provided a substantial increase in the life of C4 joints in accelerated thermal cycle (ATC) fatigue testing on both low CTE organic and ceramic chip carriers. The C4 joints are encapsulated by dispensing a bead of the resin along an edge of the chip. The encapsulant flows underneath the chip by capillary action and completely fills the gap between the chip and the substrate. Optimization of the filler size distribution and resin rheology to obtain consistent flow under the chip without any bubbles is discussed. The filler size distribution and flow under the chip are shown in cross sections of several different materials, including low alpha emitting encapsulants for memory applications. Encapsulant formulations are tested by videotaping the flow of encapsulant under transparent quartz chips. The formation of bubbles as the encapsulant flows around the C4 joints and irregularities in the surface of the substrate can clearly be seen. Proper C4 encapsulation provides virtually complete coverage around all C4 connections. C4 life testing over various temperature ranges shows a five to ten times improvement for both memory and logic footprints when the C4 joints are encapsulated. The vast improvement in C4 joint reliability provided by encapsulation allows the C4 technology to be extended to much larger chips or to higher service temperature ranges without conventional distance from neutral point (DNP) constraints. >
[1]
Robert T Howard,et al.
Optimization of indium-lead alloys for controlled collapse chip connection application
,
1982
.
[2]
D. Bouldin.
The measurement of alpha particle emissions from semiconductor memory materials
,
1981
.
[3]
Bernard Schwartz,et al.
Review of multilayer ceramics for microelectronic packaging
,
1984
.
[4]
Ephraim Suhir,et al.
Mechanical Behavior of Flip-Chip Encapsulants
,
1990
.
[5]
P. Schmid,et al.
Coplanar flip‐chip mounting technique for picosecond devices
,
1984
.
[6]
S. Sasaki,et al.
VLSI Chip Interconnection Technology Using Stacked Solder Bumps
,
1987
.
[7]
Donald P. Seraphim,et al.
Electronic packaging evolution in IBM
,
1981
.
[8]
P. A. Totta,et al.
SLT device metallurgy and its monolithic extension
,
1969
.
[9]
T. May,et al.
A New Physical Mechanism for Soft Errors in Dynamic Memories
,
1978,
16th International Reliability Physics Symposium.
[10]
Lewis S. Goldmann,et al.
Geometric optimization of controlled collapse interconnections
,
1969
.
[11]
E. J. Rymaszewski,et al.
Microelectronics Packaging Handbook
,
1988
.